Timing and synchronization technique for ATM system

Details Timing and synchronization technique for ATM system Timing and synchronization technique for ATM system

1995-12-29

1998-03-17

Kizou, Hassan

Multiplex communications

Data flow congestion prevention or control

Flow control of data transmission through a network

370397, 370399, H04L 1256

Patent

active

057295298

ABSTRACT:
A system and method for regulating cell transfer timing and for reestablishing resynchronization in a packet switched telecommunications system is described. One or more marker cells, called Empty Cell Position (ECP) patterns, are placed between and amongst a sequence of data cells. Each ECP pattern comprises a bit sequence that is readily distinguishable from a data cell but having the ability to substitute for a standard data cell in an outgoing transmission time slot. This permits control of the relative transmission times of each data cell of the sequence. The data cells and ECP patterns are placed in an elastic buffer such as a FIFO to permit cell generation to be made relatively independent of cell transmission. This method and system additionally permits a cell transmitter to reestablish synchronization every time it detects an ECP pattern. Different ECP patterns can be used to represent varying inter-cell intervals. A cell generator places data cells and ECP patterns in a buffer. A cell transmitter retrieves the data cells and ECP patterns from the buffer and transmits the data cells after a time delay that depends on the number and contents of the ECP patterns immediately preceding that data cell.

REFERENCES:
patent: 4646329 (1987-02-01), Bojarski
patent: 4773084 (1988-09-01), Scholz
patent: 4930125 (1990-05-01), Bains
patent: 5193088 (1993-03-01), Choi et al.
patent: 5285441 (1994-02-01), Bansal et al.
patent: 5331641 (1994-07-01), Parruck et al.
patent: 5381411 (1995-01-01), Ohmo et al.
patent: 5408463 (1995-04-01), Merchant et al.
patent: 5412655 (1995-05-01), Yamada et al.
patent: 5541926 (1996-07-01), Saito et al.
patent: 5570368 (1996-10-01), Murakami et al.
patent: 5602853 (1997-02-01), Ben-Michael et al.
patent: 5610921 (1997-03-01), Christensen
Fabrice Guillemin, Pierre Boyer & Luc Romoeuf, The Space Controller: Architecture and First Assessments, C-4 Broadband Communications (Proceedings of the IFIT TC6 Workshop on Broadband Communications, Estoril, Portugal) Transactions C(Communications Systems) 313-323 (Jan. 20-22, 1992) (Document No. XP 000430627), Jan. 20, 1992.
H. Jonathan Chao & Necdet Uzun, A VLSI Sequencer Chip for ATM Traffic Shaper and Queue Manager, 27 IEEE Journal of Solid State Circuits 1634-1643 (Nov. 1992) (Document No. XP 000320793), Nov. 1992.

Affiliated with

Also associated with

Rating

Timing and synchronization technique for ATM system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing and synchronization technique for ATM system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing and synchronization technique for ATM system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-964569