Timing adjustment circuit and memory controller

Details Timing adjustment circuit and memory controller Timing adjustment circuit and memory controller

2007-11-20

2007-11-20

Nguyen, Linh My (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S161000

Reexamination Certificate

active

11020418

ABSTRACT:
A circuit for timing adjustment includes a PLL circuit configured to generate a phase-adjusted clock signal in response to phase comparison between an input clock signal and a delayed clock signal, a feedback path configured to delay the phase-adjusted clock signal for provision as the delayed clock signal to the PLL circuit, a first timing correction circuit configured to add a predetermined delay time to the feedback path, an output data circuit configured to supply output data at first timing responsive to the phase-adjusted clock signal, a second timing correction circuit configured to delay the first timing by the predetermined delay time to generate second timing different from the first timing, and an input data circuit configured to latch input data at the second timing.

REFERENCES:
patent: 6636093 (2003-10-01), Stubbs et al.
patent: 6677791 (2004-01-01), Okuda et al.
patent: 6822481 (2004-11-01), Srikantam et al.
patent: 10-112182 (1998-04-01), None
patent: 2003-151271 (2003-05-01), None

Affiliated with

Also associated with

Rating

Timing adjustment circuit and memory controller does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing adjustment circuit and memory controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing adjustment circuit and memory controller will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3810921