Timer control circuit

Details Timer control circuit Timer control circuit

2001-11-26

2002-11-19

Wambach, Margaret R. (Department: 2816)

Electrical pulse counters, pulse dividers, or shift registers: c

Applications

Measuring or testing

C700S306000, C702S079000, C702S176000

Reexamination Certificate

active

06483887

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to a timer control circuit for controlling an output of a timer incorporated in a computer such as a microcomputer. More particularly, the present invention relates to a timer control circuit capable of providing a complicated output waveform without casting a burden upon software.
BACKGROUND OF THE INVENTION
Conventionally, there is known the circuit shown in
FIG. 5
that outputs signals having various waveforms from an external output terminal of a microcomputer by using an output signal of a timer incorporated in the microcomputer.
This circuit includes timers T
1
, T
2
, and T
3
, flip-flops (“F/F”) F
1
, F
2
, and F
3
, and switches S
1
to S
6
. The generated signal is output from the F/Fs F
1
, F
2
, and F
3
. The timers T
1
, T
2
, and T
3
are set in a mode to automatically down count for two periods. Initial count values in the first and second periods are set to different values.
In the circuit shown in
FIG. 5
, the F/Fs are toggled based on an underflow signal or an overflow signal output from the respective timers T
1
, T
2
, and T
3
when counting corresponding to one period is finished.
For example, When the timer T
1
is started, it begins counting as shown in FIG.
6
. If the switch S
1
is ON at two time points t
1
and t
2
when the timer T
1
has output an underflow signal, then an output signal of the flip-flop F
1
is inverted and an output signal that is a one shot pulse can be generated.
Furthermore, a complicated waveform including two pulses maybe output by using any of the following two methods.
Method 1: This is a method used when one timer is provided for one flip-flop. For example, as shown in
FIG. 5
, only one timer T
1
is connected to the flip-flop F
1
. When the timer T
1
is started it begins counting as shown in FIG.
7
. If the switch S
1
is ON at two time points t
1
and t
2
when the timer T
1
has output an underflow signal, then an output signal of the flip-flop F
1
is inverted and an output signal of one shot pulse can be generated. Thereafter, the count value of the timer T
1
is re-set, and the timer T
1
is started again. As a result, the output signal of the flip-flop F
1
is inverted at two time points t
3
and t
4
when the timer T
1
has output an underflow signal, and a second pulse having a different width can be output.
Method 2: This is a method used when two or more timers are provided with one flip-flop. For example, as shown in
FIG. 5
, three timers T
1
, T
2
, and T
3
are connected to the flip-flop F
2
. When the timers T
1
and T
2
are simultaneously started, the switch S
2
is set ON. As shown in
FIG. 8
, the timers T
1
and T
2
begin counting. At a time point t
1
, the timer T
1
outputs a first underflow signal, and an output of the flip-flop F
2
is inverted. Subsequently, the switch S
3
is changed to the ON state. If thereafter two underflow signals have been output from the timer T
2
, then the switch S
2
is changed to the ON state. As a result, the output of the flip-flop F
2
is inverted at a time point t
2
when a first underflow signal has been output from the timer T
2
. Furthermore, at a time point t
3
when a second underflow signal has been output from the timer T
2
, the output of the flip-flop F
2
is inverted. Thereafter, the timer T
1
causes a second underflow, and the output of the flip-flop F
2
is inverted at a time point t
4
. As a result, the two-pulse waveform as shown in
FIG. 4
is generated. Thus, in this technique, an output waveform as shown in
FIG. 8
is obtained by selecting one among a plurality of timers by using switches.
Thus, in the conventional timer control circuit, one timer is started a plurality of times or one of a plurality of timers is selected when generating a complicated output waveform including two or more pulses. Therefore, switching of the states of the switches S
1
to S
6
and counter re-setting need to be conducted by software in a personal computer. This is disadvantageous because it increases the load of the software.
SUMMARY OF THE INVENTION
It is an object of this invention to provide a timer control circuit capable of simply providing a desired out put waveform without burdening the software with a load even in the case of a complicated waveform.
The timer control circuit of one aspect of this invention comprises a plurality of timers. Each timer counts up to a predetermined value and outputs an underflow signal when counting is over. Furthermore, a logic unit receives a control signal and the underflow signals from all of the timers, and based on the control signal passes one of the underflow signals as a toggle signal. Furthermore, a control unit receives the toggle signal from the logic unit. The control unit changes its output state based on the input timing of the toggle signal.
The timer control circuit of another aspect of this invention comprises a plurality of timers. Each timer counts up to a predetermined value, generates and outputs an enable during counting, and outputs an underflow signal when counting is over. Furthermore, a plurality of logic units commonly receive an underflow signal output from one of the timers and an enable signal output from at least one of the timers. Each logic unit receives a control signal and the underflow signals from some of the timers and based on the control signal passes one of the underflow signals as a toggle signal only during an effective interval of the enable signal(s). Furthermore, there are provided a plurality of control units. Each control unit receives the toggle signal from corresponding one of the logic units. Each control unit changes its output state based on the input timing of the toggle signal.
The timer control circuit of still another aspect of this invention comprises a plurality of timers. Each timer counts up to a predetermined value and outputs an overflow signal when counting is over. Furthermore, a logic unit receives a control signal and the overflow signals from all of the timers, and based on the control signal passes one of the overflow signals as a toggle signal. Furthermore, a control unit receives the toggle signal from the logic unit. The control unit changes its output state based on the input timing of the toggle signal.
The timer control circuit of still another aspect of this invention comprises a plurality of timers. Each timer counts up to a predetermined value, generates and outputs an enable during counting, and outputs an overflow signal when counting is over. Furthermore, a plurality of logic units commonly receive an overflow signal output from one of the timers and an enable signal output from at least one of the timers. Each logic unit receives a control signal and the overflow signals from some of the timers and based on the control signal passes one of the overflow signals as a toggle signal only during an effective interval of the enable signal(s). Furthermore, a plurality of control units are provided. Each control unit receives the toggle signal from corresponding one of the logic units. Each control unit changes its output state based on the input timing of the toggle signal.


REFERENCES:
patent: 6201448 (2001-03-01), Tam et al.
patent: 6-324957 (1994-11-01), None

Affiliated with

Also associated with

Rating

Timer control circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timer control circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timer control circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2915999