Timer channel with match recognition features

Details Timer channel with match recognition features Timer channel with match recognition features

1988-08-19

1991-08-20

Fleming, Michael R.

Boots, shoes, and leggings

364200, 3642328, 364270, 3642702, G06F 104

Patent

active

050420054

ABSTRACT:
A timer subsystem which provides a data processor servicing the timer subsystem with the ability to inhibit the match recognition logic of the timer subsystem while the processor is servicing the subsystem. The disclosed embodiment comprises a sixteen-channel timer subsystem with a dedicated service processor. The service processor, under control of the micro-coded programs executing thereon, is capable of disabling a match recognition latch in the timer channel currently being serviced. This feature provides the ability to prevent unwanted matches which occur while the service processor is updating the match register, for instance. Another feature of the timer subsystem is the inhibition of multiple matches to a single match register value by disabling the match recognition latch upon the occurrence of a match and re-enabling it only when the match register is written by the data processor.

REFERENCES:
patent: 4326247 (1982-04-01), Chamberlin
patent: 4618968 (1986-10-01), Sibigtroth
patent: 4888728 (1989-12-01), Shirakawa et al.
patent: 4912708 (1990-03-01), Wendt
patent: 4926319 (1990-05-01), Wilkie et al.

Affiliated with

Also associated with

Rating

Timer channel with match recognition features does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timer channel with match recognition features, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timer channel with match recognition features will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1013152