Timekeeping comparison circuitry and dual storage memory cells t

Details Timekeeping comparison circuitry and dual storage memory cells t Timekeeping comparison circuitry and dual storage memory cells t

1994-06-17

1996-08-06

Voeltz, Emanuel T.

Boots, shoes, and leggings

36470507, 36470508, 368251, G04C 1500, G11C 1140

Patent

active

055440789

ABSTRACT:
A low-power integrated circuit clock/calendar, wherein separate data busses are used for the time data and the alarm data. Conditional logic is used to only compare seconds bits (unless a match occurs, in which case higher-order bits are then compared). Thus, charging and discharging of the data busses (which carry the time data) occurs only when a data transition is occurring. A special clocked latch circuit is used to hold the potential of each line of the time data bus constant, except when the data on the bus is actually changing. These innovations help to provide extremely long battery lifetime, since charge is not consumed by unnecessarily charging and discharging busses. Preferably this bus architecture is combined with a low-power logic architecture.

REFERENCES:
patent: 3973110 (1976-08-01), Rode et al.
patent: 4193255 (1980-03-01), Edihara et al.
patent: 4217654 (1980-08-01), Ebihara et al.
patent: 4218876 (1980-08-01), Hashimoto et al.
patent: 4233667 (1980-11-01), Devine et al.
patent: 4238832 (1980-12-01), Tsuzuki et al.
patent: 4301508 (1981-11-01), Anderson et al.
patent: 4320501 (1982-03-01), Le Dieu
patent: 4342092 (1982-07-01), Kumagi
patent: 4348743 (1982-09-01), Dozier
patent: 4371932 (1983-02-01), Dinwiddie, Jr.
patent: 4387420 (1983-06-01), Singhi et al.
patent: 4396293 (1983-08-01), Mizoguchi
patent: 4424567 (1984-01-01), Yasutake
patent: 4435787 (1984-03-01), Yasuoka
patent: 4512012 (1985-04-01), Sampei
patent: 4542480 (1985-09-01), Orii
patent: 4562537 (1985-12-01), Barnett
patent: 4575819 (1986-03-01), Amin
patent: 4581732 (1986-04-01), Boissean
patent: 4602347 (1986-07-01), Koyama
patent: 4615005 (1986-09-01), Maejima et al.
patent: 4616347 (1986-10-01), Bernstein
patent: 4620118 (1986-10-01), Barber
patent: 4636661 (1987-01-01), Mahumud
patent: 4658397 (1987-04-01), Kawamuva
patent: 4672580 (1987-06-01), Yau et al.
patent: 4672604 (1987-06-01), Bhatia
patent: 4677541 (1987-06-01), Singhi
patent: 4680701 (1987-07-01), Cochran
patent: 4680752 (1987-07-01), Takemuva
patent: 4682299 (1987-07-01), McIntosh et al.
patent: 4685085 (1987-08-01), Spence
patent: 4697105 (1987-09-01), Moy
patent: 4701907 (1987-10-01), Collins
patent: 4724520 (1988-02-01), Athanas et al.
patent: 4740721 (1988-04-01), Chung et al.
patent: 4740915 (1988-04-01), Bonitz et al.
patent: 4744078 (1988-05-01), Kowalczyk
patent: 4769562 (1988-09-01), Chisio
patent: 4794570 (1988-12-01), Roset et al.
patent: 4796232 (1989-01-01), House
patent: 4805139 (1989-02-01), Norris
patent: 4809225 (1989-02-01), Dimmler et al.
patent: 4812627 (1989-03-01), Wexler
patent: 4813015 (1989-03-01), Spak et al.
patent: 4815074 (1989-03-01), Jacobsen
patent: 4825352 (1989-04-01), Iijima et al.
patent: 4825409 (1989-04-01), Bessolo et al.
patent: 4849919 (1989-07-01), Haneda
patent: 4851987 (1989-07-01), Day
patent: 4891776 (1990-01-01), Kuroki et al.
patent: 5003501 (1991-03-01), Podkowa

Affiliated with

Also associated with

Rating

Timekeeping comparison circuitry and dual storage memory cells t does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timekeeping comparison circuitry and dual storage memory cells t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timekeeping comparison circuitry and dual storage memory cells t will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2196739