Time-to-digital converter with built-in self test

Details Time-to-digital converter with built-in self test Time-to-digital converter with built-in self test

2010-01-08

2011-12-06

Williams, Howard (Department: 2819)

Coded data generation or conversion

Converter calibration or testing

C341S166000

Reexamination Certificate

active

08072361

ABSTRACT:
Apparatuses and methods related to time-to-digital converters (TDCs) are herein described. Generally, a time-to-digital converter is a device which measures a time period or time interval and outputs a digital value representing the measured time period. In an implementation, an apparatus is provided comprising a time-to-digital converter circuit, which further comprises a built-in self test (BIST). The built-in self test may be implemented using one or more oscillators coupled to the time-to-digital converter via one or more multiplexer devices.

REFERENCES:
patent: 6754613 (2004-06-01), Tabatabaei et al.
patent: 2003/0006750 (2003-01-01), Roberts et al.
patent: 2003/0098731 (2003-05-01), Tabatabaei et al.
patent: 2003/0210028 (2003-11-01), Beach et al.
patent: 2009/0273384 (2009-11-01), Kojima et al.
Chan, A. H. et al., A Jitter Characterization System Using a Component-Invariant Vernier Delay Line, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, No. 1, Jan. 2004, pp. 79-95.
Chao, A. S. et al., A Jitter Characterizing BIST with Pulse-Amplifying Technique, 2009 Asian Test Symposium, Nov. 23-26, 2009, pp. 379-384, IEEE, ISSN : 1081-7735, Print ISBN: 978-0-7695-3864-8, INSPEC Accession No. 11052876, Digital Object Identifier : 10.1109/ATS.2009.23.
Henzler et al., A Local Passive Time Interpolation Concept for Variation-Tolerant High-Resolution Time-to-Digital Conversion, IEEE Journal of Solid-State Circuits, vol. 43, No. 7, Jul. 2008, pp. 1666-1676.
Henzler et al., 90nm 4.7ps-Resolution 0.7-LSB Single-Shot Precision and 19pJ-per-Shot Local Passive Interpolation Time-to-Digital Converter with On-Chip Characterization, Digest of Technical Papers 2008 IEEE International Solid-State Circuits Conference, Feb. 3-7, 2008, p. 548+.
Liu W. et al., A Test Strategy for Time-to-Digital Converters Using Dynamic Element Matching and Dithering, 2005 IEEE International Symposium on Circuits and Systems, May 23-25, 2005, p. 3809.
Nelson, B. et al., On-Chip Calibration Technique for Delay Line Based BIST Jitter Measurement, 2004 IEEE International Symposium on Circuits and Systems, vol. I pp. 944-947, May 23-26, 2004.
Nedovic, et al., “A Test Circuit for Measurement of Clocked Storage Element Characteristics,” IEEE Journal of Solid-State Circuits, vol. 39, No. 8, Aug. 2004, pp. 1294-1304.

Affiliated with

Also associated with

Rating

Time-to-digital converter with built-in self test does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Time-to-digital converter with built-in self test, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Time-to-digital converter with built-in self test will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4252719