Multiplex communications – Wide area network – Packet switching
Patent
1994-11-01
1995-09-12
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
3701051, H04J 306
Patent
active
054504015
ABSTRACT:
For switching data time slots between input and output data signals, each having a multiframe structure, a time slot switching device comprises only one time slot switching circuit. Consequently, the device comprises a sole data memory, a single novel write address generator, and only one novel read address generator. The write address generator comprises first through N-th frame synchronization units, where N represents the number of attributes by which the data time slots are featured. Connected to the frame synchronization units, a selector is controlled by a switch mode memory (SWM) controlled, in turn, by a central processing unit. Like each conventional read address generator, the novel read address generator comprises an address control memory (ACM) controlled by the central processing unit. Only one phase adjusting circuit is used to adjust operation of the read address generator relative to that of the write address generator as regards phases of operation.
REFERENCES:
patent: 4543652 (1985-09-01), Amada et al.
patent: 4905226 (1990-02-01), Kobayashi
patent: 4941141 (1990-07-01), Hayano
patent: 4984821 (1990-01-01), Hayano
patent: 5130979 (1992-07-01), Ohtawa
patent: 5155728 (1992-10-01), Takeuchi et al.
Funae Hideaki
Tatsuki Noboru
NEC Corporation
Olms Douglas W.
Vu Huy D.
LandOfFree
Time slot switching device with a single data memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Time slot switching device with a single data memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Time slot switching device with a single data memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-411286