Time-slot addressed, system keyed multiplex device

Details Time-slot addressed, system keyed multiplex device Time-slot addressed, system keyed multiplex device

1986-08-20

1987-07-21

Weldon, Ulysses

Communications: electrical

Continuously variable indicating

With meter reading

34082552, 34082508, 370 89, 370 92, G08C 1900, H04Q 1100, G05B 2302

Patent

active

046821686

ABSTRACT:
A time-slot addressed, system keyed multiplex device is taught. Briefly stated, a ribbon cable provides a power and ground lead and a clock and data signal lead. A microcomputer or master controller then communicates over the ribbon cable with a plurality of intelligent connectors. Each connector is provided with a unique address such that by counting the number of clock pulses provided by the master controller the logic packages in the intelligent connector recognizes the appropriate time-slot for a response or command signal. A single one-pulse command is then presented by the master controller on the data bus which is then received by the logic circuitry followed by a time period on the data bus when the logic package may send to the master controller a single bit of data. In this manner of command and response, various devices such as relays may be turned on or off with their conditions presented to the master controller.

REFERENCES:
patent: 4293947 (1981-10-01), Brittain
patent: 4435706 (1984-03-01), Callan
patent: 4535448 (1985-08-01), Baxter et al.

Affiliated with

Also associated with

Rating

Time-slot addressed, system keyed multiplex device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Time-slot addressed, system keyed multiplex device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Time-slot addressed, system keyed multiplex device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-210147