Time-of-life counter design for handling instruction flushes...

Details Time-of-life counter design for handling instruction flushes... Time-of-life counter design for handling instruction flushes...

2005-10-07

2009-02-10

Chan, Eddie P (Department: 2183)

Electrical computers and digital processing systems: processing

Instruction issuing

Reexamination Certificate

active

07490224

ABSTRACT:
Tracking the order of issued instructions using a counter is presented. In one embodiment, a saturating, decrementing counter is used. The counter is initialized to a value that corresponds to the processor's commit point. Instructions are issued from a first issue queue to one or more execution units and one or more second issue queues. After being issued by the first issue queue, the counter associated with each instruction is decremented during each instruction cycle until the instruction is executed by one of the execution units. Once the counter reaches zero it will be completed by the execution unit. If a flush condition occurs, instructions with counters equal to zero are maintained (i.e., not flushed or invalidated), while other instructions in the pipeline are invalidated based upon their counter values.

REFERENCES:
patent: 5764938 (1998-06-01), White et al.
patent: 6609190 (2003-08-01), Kahle et al.
patent: 6804770 (2004-10-01), Logan et al.

Affiliated with

Also associated with

Rating

Time-of-life counter design for handling instruction flushes... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Time-of-life counter design for handling instruction flushes..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Time-of-life counter design for handling instruction flushes... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4124075