Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2008-11-13
2010-06-15
Williams, Howard (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C341S166000
Reexamination Certificate
active
07737875
ABSTRACT:
An input signal is compared to 2N−1 reference voltages to generate 2N−1 corresponding binary valued comparison signals, delaying at least one of the comparison signals by a variable delay and detecting a difference in arrival time between the delayed signal and another comparison signal. A time interpolation signal encoding a plurality of bins within a least significant bit quantization level is generated, based on the detected difference in arrival time. An M-bit output data is generated based on the comparison signals and the time interpolation signal. A non-uniformity of a code density of the M-bit output data is detected, and based on the detecting the delaying is varied.
REFERENCES:
patent: 4611194 (1986-09-01), Konig et al.
patent: 4928103 (1990-05-01), Lane
patent: 5157397 (1992-10-01), Vernon
patent: 5291198 (1994-03-01), Dingwall et al.
patent: 5945935 (1999-08-01), Kusumoto et al.
patent: 6707413 (2004-03-01), Sushihara et al.
patent: 7379007 (2008-05-01), Noguchi
patent: 7420497 (2008-09-01), Chiu
patent: 7557746 (2009-07-01), Waltari
patent: 04043718 (1992-02-01), None
Pala Costantino
Waltari Mikko
NXP B.V.
Williams Howard
LandOfFree
Time interpolation flash ADC having automatic feedback... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Time interpolation flash ADC having automatic feedback..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Time interpolation flash ADC having automatic feedback... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4242521