Time-interleaved analog-to-digital converter

Details Time-interleaved analog-to-digital converter Time-interleaved analog-to-digital converter

2011-06-14

2011-06-14

Nguyen, Khai M (Department: 2819)

Coded data generation or conversion

Converter compensation

C341S155000, C341S156000

Reexamination Certificate

active

07961123

ABSTRACT:
A time-interleaved (TI) analog-to-digital converter (ADC) is provided. The TI ADC generally comprises a clock generator, two or more ADCs, adjustable delay elements, and an estimator. The clock generator generates clock signals. Each ADC is associated with at least one of the clock signals so as to sample an input signal that is generally wide-sense stationary at sampling instants, where correlation function exist between samples from a two or more of the ADCs that is a function of the time differences between associated sampling instants. The estimator is coupled to each of the adjustable delay elements and each of the ADCs so as to calculate the correlation function and adjust the adjustable delay elements to account for sampling mismatch between the ADCs based at least in part on the correlation function.

REFERENCES:
patent: 4345241 (1982-08-01), Takeuchi et al.
patent: 4763105 (1988-08-01), Jenq
patent: 5294926 (1994-03-01), Corcoran
patent: 6452518 (2002-09-01), Kawabata
patent: 6542017 (2003-04-01), Manganaro
patent: 6570410 (2003-05-01), Manganaro
patent: 6771203 (2004-08-01), Nairn
patent: 7135999 (2006-11-01), Kuttner et al.
patent: 7283074 (2007-10-01), Sheng et al.
patent: 7352316 (2008-04-01), Hori et al.
patent: 7501967 (2009-03-01), Draxelmayr et al.
patent: 7808408 (2010-10-01), Madisetti et al.
patent: 2006/0097901 (2006-05-01), Draxelmayr et al.
patent: 2007/0069937 (2007-03-01), Balakrishnan et al.
“Analysis and Ccompensation of Nonlinearity Mismatches in Time-Interleaved ADC Arrays,” IEEE International Symposium on Circuits and Systems, 2004, pp. 593-596 (Christian Vogel and Gernot Kubin).
“Comprehensive, Error Analysis of Combined Channel Mismatch Effects in Time-interleaved ADCs,”IEEE Instrumentation and Measurement Technology Conference, May 20-22, 2003, pp. 733-738 (C. Vogel).
“Compensation of Timing Mismatches in Time-Interleaved Analog-to-Digital Converters Through Transfer Characteristics Tuning,” 47th Midwest Symposium on Circuits and Systems, 2004, pp. 1341-1344 (C. Vogel, D. Draxelmayr, and F. Kuttner.
“A Frequency Domain Method for Blind Identification of Timing Mismatches in Time-Interleaved ADCs,” Proceedings of the IEEE Norchip Conference, Nov. 2006, pp. 45-48( C. Vogel).
“LMS-based Identification and Compensation of Timing Mismatches in a Two-Channel Time-Interleaved Analog-to-Digital Converter,” Proceedings of the IEEE Norchip Conference, Nov. 2007, pp. 1-4 (Shahzad Saleem and Christian Vogel).
“Adaptive Blind Compensation of Gain and Timing Mismatches in M-Channel Time-Interleaved ADCs,” Proceedings of 15th IEEE International Conference on Electronics, Circuits and Systems, Aug. 31, 2008-Sep. 3, 2008, pp. 49-52 (V. Vogel, S. Saleem and S. Mendel).
“A Flexible and Scalable Structure to Compensate Frequency Response Mismatches in Time-Interleaved ADCs,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 56, Issue 11, Nov. 2009 pp. 2463-2475 (C. Vogel and S. Mendel).
“Blind Adaptive Equalization of Mismatch Errors in a Time-Interleaved A/D Converter System,” IEEE Transactions on Circuits and Systems 1: Regular Papers, vol. 51, Issue 1, Jan. 2004 pp. 151-158 (J. Elbornsson, F. Gustafsson, J. Eklund).

Affiliated with

Also associated with

Rating

Time-interleaved analog-to-digital converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Time-interleaved analog-to-digital converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Time-interleaved analog-to-digital converter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2738295