Time division speech path apparatus

Details Time division speech path apparatus Time division speech path apparatus

1990-08-03

1991-08-13

Olms, Douglas W.

Multiplex communications

Wide area network

Packet switching

370 581, 3701001, 370112, 370 60, H04Q 1104

Patent

active

050401742

ABSTRACT:
A time division speech path apparatus includes a frame synchronization detector, a pointer detector, a pointer inserting circuit, an address converter, a selector, and a demultiplexer. Pointers are set on highways so that a relationship between the time slots on the highways and read addresses for the speech path control memory is determined on the basis of the frame phases and pointer values of the respective highways. Data which are read out from the speech path control memory in accordance with addresses based on this relationship are written in the speech path memory as read addresses therefor. In addition, sequential addresses generated by the counter operated in accordance with the specific read phase of the system are provided to the speech path memory as read addresses therefor.

REFERENCES:
patent: 4543652 (1985-09-01), Amada et al.
patent: 4941141 (1990-07-01), Hayano
J. Bellamy, "Digital Telephony", John Wiley & Sons, Inc., 1982, pp. 242-249.

Affiliated with

Also associated with

Rating

Time division speech path apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Time division speech path apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Time division speech path apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1532577