Time division multiplex switching network with an associative bu

Details Time division multiplex switching network with an associative bu Time division multiplex switching network with an associative bu

1980-05-08

1982-06-08

Orsino, Jr., Joseph A.

Multiplex communications

Wide area network

Packet switching

H04J 300

Patent

active

043343040

ABSTRACT:
A time division multiplex switching network comprises a data word circulating store and a random address circulating store. These two circulating stores are synchronous and have data word registers and random address registers respectively associated two by two. The bytes in the time-slots of an incoming supermultiplex highway are written in the data word registers and addresses depending on the outgoing time slots which are to be connected are written in the random address registers. These addresses are incremented at each step of the random address circulating store. When the incremented address reaches a predetermined value, a data word is read in the data word circulating store.

REFERENCES:
patent: 3930125 (1975-12-01), Picandet
patent: 3971892 (1976-04-01), Schlicte
patent: 4154986 (1979-05-01), Howells et al.

Affiliated with

Also associated with

Rating

Time division multiplex switching network with an associative bu does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Time division multiplex switching network with an associative bu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Time division multiplex switching network with an associative bu will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-556045