Time-division multiplex switching network

Details Time-division multiplex switching network Time-division multiplex switching network

1988-07-21

1990-02-20

Griffin, Robert L.

Multiplex communications

Wide area network

Packet switching

370 16, H04Q 1104

Patent

active

049032593

ABSTRACT:
A switching network is constituted by a plurality of time switches which are arranged in a matrix and at cross points between a plurality of input buses and a plurality of output buses, on which frame synchronization signals are multiplexed. Each time switch includes a data memory in which data on the input bus is written in synchronism with the frame synchronization signal included in the input bus, and from which data is read out under the address control of a control memory in synchronization with the frame synchronization signal included in the output bus.

REFERENCES:
patent: 4543652 (1985-09-01), Amada et al.
patent: 4633460 (1986-12-01), Suzuki et al.
Paper No. 1842 read in Japan by the inventor on the General Meeting Celebrating the 70th Anniversary of founding of Electronics and Communication Institute of Japan (Mar. 1987), published on Mar. 15, 1987 and entitled "A Space Switch Configuration for a Broadband Time-Division Switching System", which corresponds to the U.S. patent application No. 101,859.

Affiliated with

Also associated with

Rating

Time-division multiplex switching network does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Time-division multiplex switching network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Time-division multiplex switching network will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1621809