Electrical transmission or interconnection systems – With nonswitching means responsive to external nonelectrical... – Temperature responsive
Patent
1988-05-09
1989-01-24
Miller, Stanley D.
Electrical transmission or interconnection systems
With nonswitching means responsive to external nonelectrical...
Temperature responsive
307518, 307234, 328 55, 328 75, 365194, 365230, H03K 1726, G11C 700
Patent
active
048003042
ABSTRACT:
A plurality of time delay circuit, usually a dummy word line made similarly to a word line having a delay characteristics for charging and discharging, are provided in a memory device in place of a single delay circuit of prior art. A selection circuit selectively drives one of the delay circuits and enables a gate connected to the driven delay circuits in a circulating sequence each time an input pulse is received. A gate circuit detects a moment at which the output voltage of the dummy word line reaches a threshold level and then outputs an enabling signal to the readout sense amplifier. A noise coming-in closely before a normal signal is led to a delay circuit but disabled by the normal signal, thus having no effect on the signal. So, the invention is effective when the input signal is from an address transition detector which, used in an asynchronous memory device, is apt to produce the above-described type of noise. And further, immediately after an enabling signal is outputted, a next address change is acceptable, because the next delay circuit is ready to function without being disturbed by the remaining voltage in the previously used delay circuit. Thus, both the increased speed of memory cycling and the increased scale of integration can be achieved at the same time.
REFERENCES:
patent: 3675049 (1972-07-01), Haven
patent: 4233525 (1980-11-01), Takahashi et al.
patent: 4340943 (1982-07-01), Asano et al.
patent: 4425633 (1984-01-01), Swain
patent: 4435793 (1984-03-01), Ochii
patent: 4556961 (1985-12-01), Iwahashi et al.
patent: 4670665 (1987-06-01), Harwood et al.
patent: 4744063 (1988-05-01), Ohtani et al.
Duong Tai V.
Fujitsu Limited
Miller Stanley D.
LandOfFree
Time delay circuit for a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Time delay circuit for a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Time delay circuit for a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-420662