Tiled vector flattened output

Details Tiled vector flattened output Tiled vector flattened output

2005-09-13

2005-09-13

Brier, Jeffery A. (Department: 2672)

Computer graphics processing and selective visual display system

Computer graphics processing

Graphic manipulation

C345S630000

Reexamination Certificate

active

06943809

ABSTRACT:
Methods and apparatus, including computer program products, implementing and using techniques for processing a computer graphics illustration, the computer graphics illustration having overlapping objects. At least a region of the computer graphics illustration is broken up into tiles, without regard to the overlapping objects. The objects in each tile are processed to create vector output representing the tiled region of the computer graphics illustration. In one implementation, the boundaries of the tiles overlap. In an alternative implementation, the tiles are adjacent. In the latter implementation, information is obtained about physical pixel boundaries in an output device space, and each tile includes only pixels of the output device space that are wholly within the tile.

REFERENCES:
patent: 5864342 (1999-01-01), Kajiya et al.
patent: 6373482 (2002-04-01), Migdel et al.
patent: 1 104 918 (2001-06-01), None
Jim Blinn, “Dirty Pixels,” Chapter Seven, Triage Tables, Morgan Kauffman Publishers, pp. 67-74, 1998.

Affiliated with

Also associated with

Rating

Tiled vector flattened output does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tiled vector flattened output, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tiled vector flattened output will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3410067