Tiled memory and memory tile for use therein

Details Tiled memory and memory tile for use therein Tiled memory and memory tile for use therein

1999-04-05

2002-11-05

Phan, Trong (Department: 2818)

Static information storage and retrieval

Powering

C365S200000

Reexamination Certificate

active

06477104

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to integrated circuits, and more specifically to integrated circuit memories.
BACKGROUND OF THE INVENTION
With each new generation of semiconductor memory, the size and density of the memory array increases. For example, when moving from a 4 Mb technology to a 16 Mb design, the array area must be increased in order to accommodate the additional memory cells. Increasing the array size, however, adversely effects certain electrical parameters required for optimal circuit performance.
In particular, increasing the size of the memory array leads to a problem known as “resistance droop”. In the memory array, long interconnect wires are used to carry voltages across the memory array. When a voltage source is connected to a long interconnect wire, a voltage drop is created on the interconnect wire due to the resistance of the interconnect wire. More specifically, points on the interconnect wire which are located far from the voltage source have a lower voltage potential than those which are located near the voltage source. This voltage differential in the memory array can adversely effect circuit performance and circuit yield.
Accordingly, a need exists for an efficient way to fabricate integrated circuits having memory arrays with reduced “resistance droop.”
SUMMARY OF THE INVENTION
The present invention overcomes the problems of the prior art memory circuits by providing a tiled memory with distributed charge source supply. According to one embodiment of the present invention, a plurality of memory tiles are arranged to form a tiled memory array with a common input/output interface in an integrated circuit device. In accordance with the present invention, each of the memory tiles in the tiled memory array has charge source circuitry to provide the sufficient reference voltages for proper operation of the memory tile. Further, the reference voltage for each tile is connected by abutment to the reference voltages associated with neighboring tiles. In addition, each memory tile may include local error detection and correction circuitry. To facilitate reliable operation, each memory tile may also include redundant rows and/or columns, and appropriate redundancy control circuitry.
In one aspect of the present invention, a tiled memory includes a plurality of memory tiles, each memory tile comprising a plurality of memory cells and a charge source and an interface for selectively coupling the memory tiles to external logic.


REFERENCES:
patent: 6154413 (2000-11-01), Longwell et al.
patent: 6167484 (2000-12-01), Boyer et al.
patent: 6249475 (2001-06-01), Atwell et al.
patent: 6272670 (2001-08-01), Van Myers et al.

Affiliated with

Also associated with

Rating

Tiled memory and memory tile for use therein does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tiled memory and memory tile for use therein, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tiled memory and memory tile for use therein will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2930609