Data processing: measuring – calibrating – or testing – Testing system – Of circuit
Reexamination Certificate
2007-02-27
2007-02-27
Hoff, Marc S. (Department: 2857)
Data processing: measuring, calibrating, or testing
Testing system
Of circuit
C714S718000
Reexamination Certificate
active
10630516
ABSTRACT:
A distributed, hierarchical built-in self-test (BIST) architecture for testing the operation of one or more memory modules is described. As described, the architecture includes three tiers of abstraction: a centralized BIST controller, a set of sequencers, and a set of memory interfaces coupled to memory modules. The BIST controller stores a set of commands that generically define an algorithm for testing the memory modules without regard to the physical characteristics or timing requirements of the memory modules. The sequencers receive the commands and generate sequences of memory operations in accordance with the timing requirements of the various memory modules. The memory interfaces apply the memory operations to the memory module in accordance with physical characteristics of the memory module, e.g., by translating address and data signals based on the row-column arrangement of the memory modules to achieve bit patterns described by the commands.
REFERENCES:
patent: 5224101 (1993-06-01), Popyack, Jr.
patent: 5617531 (1997-04-01), Crouch et al.
patent: 5675545 (1997-10-01), Madhavan et al.
patent: 5995731 (1999-11-01), Crouch et al.
patent: 6249889 (2001-06-01), Rajsuman et al.
patent: 6272588 (2001-08-01), Johnston et al.
patent: 6327556 (2001-12-01), Geiger et al.
patent: 6347056 (2002-02-01), Ledford et al.
patent: 6349398 (2002-02-01), Resnick
patent: 6415403 (2002-07-01), Huang et al.
patent: 6643804 (2003-11-01), Aipperspach et al.
patent: 6658611 (2003-12-01), Jun
patent: 6665817 (2003-12-01), Rieken
patent: 6874111 (2005-03-01), Adams et al.
patent: 2001/0004326 (2001-06-01), Terasaki
patent: 2003/0115521 (2003-06-01), Rajski et al.
patent: 2003/0115525 (2003-06-01), Hill et al.
patent: 2003/0167426 (2003-09-01), Slobodnik
patent: 02075337 (2002-09-01), None
Averbuj Roberto F.
Hansquine David W.
Baran Mary Catherine
Brown Charles D.
Hoff Marc S.
Jenckes Kenyon S.
Qualcomm Incorporated
LandOfFree
Tiered built-in self-test (BIST) architecture for testing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tiered built-in self-test (BIST) architecture for testing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tiered built-in self-test (BIST) architecture for testing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3880711