Pulse or digital communications – Miscellaneous
Patent
1994-09-16
1995-07-18
Chin, Stephen
Pulse or digital communications
Miscellaneous
395250, 395275, H04L 2300
Patent
active
054348927
ABSTRACT:
A data transfer system includes a buffer for storing data to be transferred out of the buffer and a register circuit coupled to the buffer for receiving the data from the buffer. The buffer generates a first indication signal when the buffer is almost empty. The buffer generates a second indication signal when the buffer is empty. The register circuit generates a request signal to receive the data from the buffer. The data transfer system further includes a throttling circuit coupled to the buffer and the register circuit for throttling data transmission to the register circuit from the buffer when the buffer generates the first indication signal and for stopping data transmission to the register circuit from the buffer when the buffer generates the second indication signal. The throttling circuit receives the first and second indication signals and the request signal. The throttling circuit maintains maximized data transfer rate between the buffer and the register circuit while immediately stopping the data transfer between the buffer and register circuit when the buffer is empty.
REFERENCES:
patent: 4276611 (1981-06-01), Jansen et al.
patent: 4525849 (1985-06-01), Wolf
patent: 5121480 (1992-06-01), Bonke et al.
patent: 5241630 (1993-08-01), Lattin, Jr. et al.
Dike Charles E.
Jex Jerry G.
Chin Stephen
Intel Corporation
Luther William
LandOfFree
Throttling circuit for a data transfer system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Throttling circuit for a data transfer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Throttling circuit for a data transfer system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2421593