Three state select circuit for use in a data processing system o

Details Three state select circuit for use in a data processing system o Three state select circuit for use in a data processing system o

1985-05-31

1987-01-13

Moffitt, James W.

Static information storage and retrieval

Addressing

365190, 307455, 307467, G11C 800, G11C 700

Patent

active

046369902

ABSTRACT:
An improved cascode current switch circuit particularly adapted for use in a data system or the like. The circuit provides a binary output, or an inhibit output under the control of a select/deselect input. The circuit includes interconnected upper and lower current switch circuits and is characterized by power reduction circuit means interconnecting the upper and lower current switches.

REFERENCES:
patent: 3471838 (1969-10-01), Ricketts, Jr. et al.
patent: 3590274 (1971-06-01), Marley
patent: 3685020 (1972-08-01), Meade
patent: 3686640 (1972-08-01), Anderson et al.
patent: 3723976 (1973-03-01), Alvarez et al.
patent: 3761881 (1973-09-01), Anderson et al.
patent: 3761898 (1973-09-01), Pao
patent: 3787817 (1974-01-01), Goldberg
patent: 3800289 (1974-03-01), Batcher
patent: 3925691 (1975-12-01), Gaskill, Jr. et al.
patent: 3955099 (1976-05-01), Gaskill, Jr. et al.
patent: 3958222 (1976-05-01), Messina et al.
patent: 4044338 (1977-08-01), Wolf
patent: 4070657 (1978-01-01), Fett
patent: 4075686 (1978-02-01), Calle et al.
patent: 4087853 (1978-05-01), Kashio
patent: 4136385 (1979-01-01), Gannon et al.
patent: 4219883 (1980-08-01), Kobayashi
patent: 4222112 (1980-09-01), Clemons
patent: 4241425 (1980-12-01), Cenker
patent: 4268907 (1981-05-01), Porter et al.
patent: 4286173 (1981-08-01), Oka
patent: 4332010 (1982-05-01), Messina
patent: 4596002 (1986-06-01), Chan et al.
"High-Speed Random-Access Memory with Simultaneous Read/Write Operation" by T. A. Williams, IBM Technical Disclosure Bulletin, vol. 17, No. 3, Aug. 1974, pp. 933-934.
"Bit Line Constant Source Switch for a Read-Only Store" by J. Perris and M. N. Shen, IBM Technical Disclosure Bulletin, vol. 20, No. 11A, Apr. 1978, pp. 4412-4414.
"Tri-State Read/Write Control Circuit" by V. Marcell, C. G. Rivadeneira & J. R. Struk, IBM Technical Disclosure Bulletin, vol. 24, No. 1B, Jun. 1981, p. 480.
"Bit Driver and Select Circuit for Schottky-Coupled Cell Arrays" by C. U. Buscaglia and L. E. Knepper, IBM Technical Disclosure Bulletin, vol. 24, No. 10, Mar. 1982, p. 5167.

Affiliated with

Also associated with

Rating

Three state select circuit for use in a data processing system o does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Three state select circuit for use in a data processing system o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Three state select circuit for use in a data processing system o will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2361022