Three input arithmetic logic unit with shifter

Details Three input arithmetic logic unit with shifter Three input arithmetic logic unit with shifter

1993-11-30

2000-08-01

Myers, Paul R.

Electrical computers and digital processing systems: processing

Processing architecture

Array processor

G06F 1500

Patent

active

060981636

ABSTRACT:
A data processing apparatus includes a three input arithmetic logic unit (230) that generates a combination of the three inputs that is selected by a function signal. Data registers (200) store the three data inputs and the arithmetic logic unit output. The second input signal comes from a controllable shifter (235). The shift amount is a default shift amount stored in a special data register, a predetermined set of bits of data recalled from a data register or zero. A one's constant source (236) is connected to the shifter (235) to supply a multibit digital signal of "1". This permits generating a second input signal of the form 2.sup.N, with N being the shift amount. The output of the shifter (235) may be stored independently of the arithmetic logic unit (230) result. The third input signal comes from a multiplexer (233) that selects between an instruction specified immediate field, data recalled from a data register or a mask input from a mask generator (239). One preferred form of the mask has a number of right justified 1's corresponding to a mask input signal. This mask input signal may be the default shift amount or a predetermined number of the least significant bits of a third input signal as selected by a multiplexer. A second preferred form of the mask is selected one of the left most 1, the right most 1, the left most bit change or the right most bit change of a predetermined set of the least significant bits of data recalled from a data register. In the preferred embodiment of this invention, the three input arithmetic logic unit (230) is embodied in a data processor circuits as a part of a multiprocessor integrated circuit (100) used in image processing.

REFERENCES:
patent: 3789206 (1974-01-01), Heightley
patent: 3937940 (1976-02-01), Brantingham
patent: 3983539 (1976-09-01), Faber et al.
patent: 4023023 (1977-05-01), Bourrez et al.
patent: 4037094 (1977-07-01), Vandierendonck
patent: 4125901 (1978-11-01), Merrow et al.
patent: 4225934 (1980-09-01), Vandierendonck
patent: 4467444 (1984-08-01), Harmon, Jr. et al.
patent: 4503511 (1985-03-01), Vandierendonck
patent: 4562537 (1985-12-01), Barnett et al.
patent: 4569016 (1986-02-01), Hao et al.
patent: 4592005 (1986-05-01), Kregness
patent: 4689807 (1987-08-01), Maan
patent: 4692888 (1987-09-01), New
patent: 4752893 (1988-06-01), Guttag et al.
patent: 4779210 (1988-10-01), Katsura et al.
patent: 4785393 (1988-11-01), Chu et al.
patent: 4812988 (1989-03-01), Duthuit et al.
patent: 4821225 (1989-04-01), Ando et al.
patent: 4920483 (1990-04-01), Pogue et al.
patent: 4933878 (1990-06-01), Guttag et al.
patent: 5081698 (1992-01-01), Kohn
patent: 5095301 (1992-03-01), Guttag et al.
patent: 5140687 (1992-08-01), Dye et al.
patent: 5197140 (1993-03-01), Balmer
patent: 5212777 (1993-05-01), Gove et al.
patent: 5226125 (1993-07-01), Balmer et al.
patent: 5231694 (1993-07-01), Novak et al.
patent: 5239654 (1993-08-01), Ing-Simmons et al.
patent: 5249266 (1993-09-01), Dye et al.
patent: 5294918 (1994-03-01), Preston et al.

Affiliated with

Also associated with

Rating

Three input arithmetic logic unit with shifter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Three input arithmetic logic unit with shifter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Three input arithmetic logic unit with shifter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-674273