Three dimensional package and architecture for high performance

Details Three dimensional package and architecture for high performance Three dimensional package and architecture for high performance

1996-08-20

1998-10-06

Ledynh, Bot L.

Electricity: conductors and insulators

Conduits, cables or conductors

Preformed panel circuit arrangement

174262, 174263, 174264, 174265, H05K 100

Patent

active

058179860

ABSTRACT:
A three dimensional packaging architecture for ultimate high performance computers and methods for fabricating thereof are described. The package allows very dense packaging of multiple integrated circuit chips for minimum communication distances and maximum clock speeds of the computer. The packaging structure is formed from a plurality of subassemblies. Each subassembly is formed from a substrate which has on at least one side thereof at least one integrated circuit device. Between adjacent subassemblies there is disposed a second substrate. There are electrical interconnection means to electrically interconnect contact locations on the subassembly to contact locations on the second substrate. The electrical interconnection means can be solder mounds, wire bonds and the like. The first substrate provides electrical signal intercommunication between the electronic devices and each subassembly. The second substrate provides ground and power distribution to the plurality of subassemblies. Optionally, the outer surfaces of the structure that can be disposed a cube of memory chips.

REFERENCES:
patent: 4371912 (1983-02-01), Guzik
patent: 4646128 (1987-02-01), Carson et al.
patent: 4695872 (1987-09-01), Chatterjee
patent: 4774632 (1988-09-01), Neugebauer
patent: 4901136 (1990-02-01), Neugebauer et al.
patent: 4956694 (1990-09-01), Eide
patent: 5006925 (1991-04-01), Bregman et al.
patent: 5025306 (1991-06-01), Johnson et al.
patent: 5082802 (1992-01-01), Gelsomini
patent: 5099309 (1992-03-01), Kryaniwsky
patent: 5495397 (1996-02-01), Davidson et al.
C.L. Bertin, et al. "Double Chip Package" Disclosed Anonymously, Research Disclosure No. 30828 (No date available).
S.N. Shanken et al. "3-D Integrated Packaging and Interconnect Technology", Wescon/90 Conference Record, Nov. 13-15, 1990, p. 739-742.

Affiliated with

Also associated with

Rating

Three dimensional package and architecture for high performance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Three dimensional package and architecture for high performance , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Three dimensional package and architecture for high performance will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-80559