Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With semiconductor element forming part
Patent
1991-09-13
1993-04-13
LaRoche, Eugene R.
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With semiconductor element forming part
257777, 257723, 257725, H01L 2978, B44C 122
Patent
active
052027546
ABSTRACT:
A fabrication method and resultant three-dimensional multichip package having a densely stacked array of semiconductor chips interconnected at least partially by means of a plurality of metallized trenches are disclosed. The fabrication method includes providing an integrated circuit chip having high aspect ratio metallized trenches therein extending from a first surface to a second surface thereof. An etch stop layer is provided proximate the termination position of the metallized trenches with the semiconductor substrate. Next the integrated circuit device is affixed to a carrier such that the surface of the supporting substrate is exposed and substrate is thinned from the integrated circuit device until exposing at least some of the plurality of metallized trenches therein. Electrical contact can thus be made to the active layer of the integrated circuit chip via the exposed metallized trenches. Specific details of the fabrication method and the resultant multichip package are set forth.
REFERENCES:
patent: 3564358 (1971-02-01), Hahnlein
patent: 3679941 (1972-07-01), Lacombe et al.
patent: 4525921 (1985-07-01), Carson et al.
patent: 4612083 (1986-09-01), Yasumoto et al.
patent: 4646627 (1987-03-01), Abernathey et al.
patent: 4717448 (1988-01-01), Cox et al.
patent: 4807021 (1989-02-01), Okumura
patent: 4829018 (1989-05-01), Wahlstrom
patent: 4937659 (1990-06-01), Chall, Jr.
patent: 4939568 (1990-07-01), Kato et al.
patent: 4954458 (1990-09-01), Reid
patent: 4954875 (1990-09-01), Clements
patent: 4967393 (1990-10-01), Yokoyama et al.
patent: 4989063 (1991-01-01), Kolesar, Jr.
patent: 5091762 (1992-02-01), Watanabe
Lasky, J. B., "Wafer Bonding for Silicon-on-Insulator Technologies," Appl. Phys. Lett., vol. 48, No. 1, pp. 78-80, Jan., 1986.
Lineback, J. Robert, "3D IC Packaging Moves Closer to Commercial Use," Electronic World News, pp. 15 & 18, May 21, 1990.
Bertin Claude L.
Farrar, Sr. Paul A.
Kalter Howard L.
Kelley, Jr. Gordon A.
van der Hoeven Willem B.
International Business Machines - Corporation
LaRoche Eugene R.
Nguyen Viet Q.
LandOfFree
Three-dimensional multichip packages and methods of fabrication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Three-dimensional multichip packages and methods of fabrication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Three-dimensional multichip packages and methods of fabrication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1159102