Three-dimensional graphics drawing apparatus

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06T 1550

Patent

active

055726364

ABSTRACT:
A mode such that the same texture pattern is stored into a plurality of memories and is processed in parallel by a plurality of drawing processing units and a mode such that different texture patterns are stored into a plurality of memories and either one of the patterns is selected and processed in a time-division manner by a plurality of drawing processing units can be switched. When a pattern is enlarged and drawn at a rate of (1:N), variation values are added and the read-out coordinate values of the texture patterns are distributed, thereby making a block-like boundary inconspicuous. In the case where an underflow or overflow occurs in an adder to interpolate color values of the pixels, the well-known color value of the final pixel position is fixedly generated. In the case where the depth coordinate values of the whole picture plane which are drawn into frame buffers are equal, a single z value is written into a Z register without using a Z buffer. A special high-speed bus is provided as a local bus between a 3-dimensional drawing mechanism and a main memory control unit, thereby enabling the Z buffer area in a main storage unit to be directly accessed.

REFERENCES:
patent: 5029225 (1991-07-01), Ueda
patent: 5097427 (1992-03-01), Lathrop et al.
patent: 5167018 (1992-11-01), Ueda
patent: 5179638 (1993-01-01), Dawson et al.
patent: 5222205 (1993-06-01), Larson et al.
patent: 5224208 (1993-06-01), Miller, Jr. et al.
patent: 5327509 (1994-07-01), Rich
patent: 5388206 (1995-02-01), Poulton et al.
patent: 5422997 (1995-06-01), Nagashima
Foley, James D., et al, Computer Graphics: Principles and Practices, Addison-Wesley Publishing Co., 2nd ed. pp. 740-745 and 826-833, (1990).
Dunnett, Graham J, et al, "The image Chip for High Performance 3D Rendering", Computer Graphics and Applications Magazine, vol. 12, Iss 6, pp. 41-52, Nov. 1992.
Dudgeon, James E., et al, "Algorithms for Graphics Texture Mapping", System Theory, 1991 Southeastern Symposium, pp. 613-617, 1991.
Treatise presented in Autumn 1992 Meeting of Institute of Electronics and Communication Engineers of Japan, High Speed, High Performance Three-Dimensional CG System, Subaru, 7 pages.
Treatise in Nikkei Electronics, Apr. 4, 1993, (No. 578), pp. 148-154.
Program Cover Letter of 1992 Autumn Meeting of Institute of Electronics and Communication Engineers of Japan.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Three-dimensional graphics drawing apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Three-dimensional graphics drawing apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Three-dimensional graphics drawing apparatus will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2021795

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.