Electrical computers and digital processing systems: multicomput – Computer-to-computer protocol implementing
Reexamination Certificate
1999-12-28
2003-09-23
Wiley, David (Department: 2143)
Electrical computers and digital processing systems: multicomput
Computer-to-computer protocol implementing
C709S200000, C709S241000, C709S245000
Reexamination Certificate
active
06625654
ABSTRACT:
BACKGROUND
This invention relates to network packet processing.
Parallel processing is an efficient form of information processing of concurrent events in a computing process. Parallel processing demands concurrent execution of many programs in a computer, in contrast to sequential processing. In the context of a parallel processor, parallelism involves doing more than one thing at the same time. Unlike a serial paradigm where all tasks are performed sequentially at a single station or a pipelined machine where tasks are performed at specialized stations, with parallel processing, a plurality of stations are provided with each capable of performing all tasks. That is, in general all or a plurality of the stations work simultaneously and independently on the same or common elements of a problem. Certain problems are suitable for solution by applying parallel processing.
SUMMARY
According to an aspect of the present invention, a method for processing of network packets includes receiving network packets and operating on the network packets with a plurality of program threads to affect processing of the packets.
REFERENCES:
patent: 5627829 (1997-05-01), Gleeson et al.
patent: 5689566 (1997-11-01), Nguyen
patent: 5742782 (1998-04-01), Ito et al.
patent: 5983274 (1999-11-01), Hyder et al.
patent: 6085215 (2000-07-01), Ramakrishnan et al.
patent: 6212542 (2001-04-01), Kahle et al.
Schmidt et al, “The Preformance of Alternative Threading Architectures for Parallel Communication Subsystems,” Internet Document, Online! Nov. 13, 1998.
Vibhatavanijt et al., “Simultaneous Multithreading-Based Routers”Proceedings of the 2000 International Conference on Parallel Processing, Toronto, Ontario, Canada. Aug. 21-24, 2000, pp. 362-369.
Turner, Jonathan et al., “Design of a High Performance Active Router,” Internet Document, Online Mar. 18, 1999.
Gomez, J.C. et al., “Efficient Multithreaded User-Space Transport for Network Computing: Design and Test of the Trap Protocol,”Journal of Parallel and Dsitributed Computing, Academic Press, Duluth, MN, US, vol. 40, No. 1, Jan. 10, 1997 pp. 103-117.
Adiletta Matthew J.
Bernstein Debra
Hooper Donald
Wheeler William
Wolrich Gilbert
Fish & Richardson P.C.
Intel Corporation
Nguyen Phuoc H.
Wiley David
LandOfFree
Thread signaling in multi-threaded network processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thread signaling in multi-threaded network processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thread signaling in multi-threaded network processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3081691