Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate
2003-01-22
2010-10-26
Kindred, Alford W (Department: 2181)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
C712S220000
Reexamination Certificate
active
07822950
ABSTRACT:
The present invention provides a computer pipeline control mechanism enabling a nonstalling pipeline despite the presence of pipeline hazards. The present invention detects the presence of predetermined pipeline hazard conditions, cancels the thread which contains the instruction encountering such pipeline hazard and then recirculates the program counter of the instruction having hazards for re-execution. The present invention guarantees the deterministic execution of threads in a computer pipeline.
REFERENCES:
patent: 4110831 (1978-08-01), Langdon, Jr.
patent: 4777587 (1988-10-01), Case et al.
patent: 4821187 (1989-04-01), Ueda et al.
patent: 4825355 (1989-04-01), Kurakazu et al.
patent: 4939735 (1990-07-01), Fredericks et al.
patent: 5163146 (1992-11-01), Antanaitis, Jr. et al.
patent: 5179672 (1993-01-01), Genduso et al.
patent: 5247636 (1993-09-01), Minnick et al.
patent: 5260703 (1993-11-01), Nguyen et al.
patent: 5317701 (1994-05-01), Reininger et al.
patent: 5361337 (1994-11-01), Okin
patent: 5392435 (1995-02-01), Matsui et al.
patent: 5404469 (1995-04-01), Chung et al.
patent: 5410658 (1995-04-01), Sawase et al.
patent: 5430884 (1995-07-01), Beard et al.
patent: 5515538 (1996-05-01), Kleiman
patent: 5524250 (1996-06-01), Chesson et al.
patent: 5553305 (1996-09-01), Gregor et al.
patent: 5655133 (1997-08-01), Dupree et al.
patent: 5727211 (1998-03-01), Gulsen
patent: 5761470 (1998-06-01), Yoshida
patent: 5865624 (1999-02-01), Hayashigawa
patent: 5867725 (1999-02-01), Fung et al.
patent: 5907694 (1999-05-01), Suzuki et al.
patent: 5933627 (1999-08-01), Parady
patent: 5933650 (1999-08-01), van Hook et al.
patent: 5944816 (1999-08-01), Dutton et al.
patent: 6009505 (1999-12-01), Thayer et al.
patent: 6016542 (2000-01-01), Gottlieb et al.
patent: 6026503 (2000-02-01), Gutgold et al.
patent: 6061710 (2000-05-01), Eickemeyer et al.
patent: 6076157 (2000-06-01), Borkenhagen et al.
patent: 6085215 (2000-07-01), Ramakrishnan et al.
patent: 6163839 (2000-12-01), Janik et al.
patent: 6314511 (2001-11-01), Levy et al.
patent: 6317774 (2001-11-01), Jones et al.
patent: 6366998 (2002-04-01), Mohamed
patent: 6374286 (2002-04-01), Gee et al.
patent: 6378018 (2002-04-01), Tsern et al.
patent: 6385713 (2002-05-01), Yung
patent: 6421701 (2002-07-01), Elnozahy
patent: 6460116 (2002-10-01), Mahalingaiah
patent: 6493741 (2002-12-01), Emer et al.
patent: 6542991 (2003-04-01), Joy et al.
patent: 6567839 (2003-05-01), Borkenhagen et al.
patent: 6684342 (2004-01-01), Szeto et al.
patent: 6694425 (2004-02-01), Eickemeyer
patent: 6718360 (2004-04-01), Jones et al.
patent: 6725355 (2004-04-01), Imamura
patent: 6728722 (2004-04-01), Shaylor
patent: 6766515 (2004-07-01), Bitar et al.
patent: 7010612 (2006-03-01), Si et al.
patent: 7047396 (2006-05-01), Fotland et al.
patent: 7082519 (2006-07-01), Kelsey et al.
patent: 2002/0002667 (2002-01-01), Kelsey et al.
patent: 2002/0038416 (2002-03-01), Fotland et al.
patent: 2003/0037228 (2003-02-01), Kelsey et al.
patent: 2003/0110344 (2003-06-01), Szczepanek et al.
patent: 2004/0087839 (2004-05-01), Raymond et al.
patent: WO 99/21081 (1999-04-01), None
patent: WO 99/54813 (1999-10-01), None
Lindsay, S.K. and Preiss, B.R.; On the performance of a multi-threaded RISC architecture; Sep. 1993. Electrical and Computer Engineering, vol. 1, 369-372.
Gschwind, et al; High Frequency Pipeline Architecture using the Recirculation Buffer, Mar. 19, 2001, IBM Research Division.
Nemirovsky, Dr. Mario Daniel; Brewer, Dr. Forrest; and Wood, Dr. Roger C.; DISC: Dynamic Instruction Stream Computer; 1991; ACM; pp. 163-171.
Schwan, Karsten and Zhou, Hongyi; Dynamic Scheduling of Hard Real-Time Tasks and Real-Time Threads; IEEE Transaction on Software Engineering; vol. 18, No. 8; Aug. 1992; pp. 735-748.
8-bit AVR® Microcontroller with 128 K Bytes In-System Programmable Flash—Atmega103/103L—Preliminary; ATMEL; © Atmel Corporation 2000; pp. 1-126.
Binns, P. “A Robust High-Performance Time Partitioning Algorithm: The Digital Engine Operating System (DEOS) Approach,” 2001, pp. 1.B.6-1.B.6-12.
Eggers, Susan, Simultaneous Multithreading: A Platform for Next-Generation Prcessors, IEEE Micro, Sep./Oct. 1997, pp. 12-19, 0272/1732/97.
El-Kharashi, et al., Multithreaded Processors: The Upcoming Generation for Multimedia Chips, 1998 IEEE Symposium on Advances in Digital Filtering and Signal Processing, Jun. 5-6, 1998, pp. 111-115.
Intel Corporation, Pentium Processor Family Developer's Manual, vol. 3: Architecture and Programming Manual, 1995, pp. 25-1 and 25-30.
Notification of Transmittal of the International Search Report, PCT/US00/35242, Apr. 27, 2001, 4 pages.
Supplementary European Search Report, EP 00989474, Nov. 23, 2004, 3 pages.
“Clock Signal,” Wikipedia, the free encyclopedia, May 9, 2007. pp. 1-2, [online] Retrieved from the Internet<URL:http://en.wikipedia.org/wiki/Clock—signal>.
Shaaban, “Clock Signals & Synchronous Sequential Circuits,” Jan. 9, 2002, p. 5.
“Definition of ‘Cycle’,” Free Online Dictionary of Computing (FOLDOC), Sep. 30, 1997, 1 page.
Stritter, E. et al., “A Microprocessor Architecture for a Changing World: The Motorola 68000,” Feb. 1979, IEEE, pp. 43-52.
McCrackin, D. et al., “Using Horizontal Prefetching to Circumvent the Jump Problem”, IEEE Transactions on Computers, Nov. 1991, pp. 1287-1291,vol. 40, No. 11.
Fenwick & West LLP
Geib Benjamin P
Kindred Alford W
Ubicom Inc.
LandOfFree
Thread cancellation and recirculation in a computer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thread cancellation and recirculation in a computer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thread cancellation and recirculation in a computer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4175336