Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – For plural devices
Reexamination Certificate
2002-02-28
2003-06-10
Flynn, Nathan J. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
For plural devices
C257S690000, C257S692000, C257S698000, C257S685000, C257S723000, C257S738000, C257S784000, C257S786000, C257S787000
Reexamination Certificate
active
06576998
ABSTRACT:
BACKGROUND
1. Field of the Invention
The present invention involves semiconductor chip packaging, and in particular involves semiconductor packages that include at least one semiconductor chip and at least one device.
2. Description of the Related Art
A typical ball grid array (BGA) semiconductor package includes a semiconductor chip mounted on an interconnective substrate. The substrate may be a glass-fiber filled organic laminate with electrically conductive circuit patterns on opposed upper and lower surfaces of the substrate. Bond wires electrically couple the semiconductor chip to the circuit patterns of the upper surface of the substrate. Vias through the substrate electrically couple the upper and lower circuit patterns. Conductive interconnection balls are fused to the circuit patterns of the lower surface of the substrate, and serve as input/output terminals of the package. A hardened encapsulant material covers the semiconductor chip, the upper surface of the substrate, and the bond wires. A disadvantage of such a package is that the package height is too great for certain applications.
In some applications, additional electronic components, such as one or more discrete devices, e.g., transistors, batteries, oscillators, optical components, resistors, capacitors, and inductors, are included in the semiconductor package with the semiconductor chip. The discrete device typically is taller than the semiconductor chip. Accordingly, such packages can have an even greater package height than the single chip package mentioned above. The height of such a semiconductor package is too great for certain applications.
Accordingly, there is a need for a thin semiconductor package for applications where the semiconductor package includes at least one semiconductor chip and at least one discrete device.
SUMMARY OF THE INVENTION
Disclosed herein are exemplary embodiments of semiconductor packages including at least one semiconductor chip and at least one electronic discrete device, such as, without limitation, a transistor, resistor, capacitor, inductor, oscillator, diode, or optical coupler, that are coupled to a package substrate. The semiconductor chip and the discrete device are electrically coupled to circuit patterns of the substrate, which electrically couple them to each other and to package input/output terminals disposed on a surface of the substrate. The packages may accommodate a plurality of the semiconductor chips and/or a plurality of the discrete devices.
In the exemplary embodiments, the discrete device has a height greater than a corresponding height of the semiconductor chip and the substrate. For instance, the discrete device may be 1.5 to 5 times taller than the semiconductor chip and the substrate. The semiconductor chip and the discrete device are disposed either in an aperture through the substrate or in a pocket of the substrate. The active surface of the semiconductor device and the terminals of the discrete device may be oriented in the same direction or opposite directions, and may be oriented in the same or an opposite direction as the input/output terminals on the substrate. The discrete device may be electrically coupled to the circuit patterns by an electrically conductive adhesive material, or by a layer of metal deposited over the substrate, among other possibilities.
The present invention is best understood by reference to the following detailed description when read in conjunction with the accompanying drawings.
REFERENCES:
patent: 5474957 (1995-12-01), Urushima
patent: 5474958 (1995-12-01), Djennas et al.
patent: 5620928 (1997-04-01), Lee et al.
patent: 5646828 (1997-07-01), Degani et al.
patent: 5696666 (1997-12-01), Miles et al.
patent: 5835355 (1998-11-01), Dordi
patent: 5866949 (1999-02-01), Schueller
patent: 5903052 (1999-05-01), Chen et al.
patent: 6013948 (2000-01-01), Akram et al.
patent: 6034427 (2000-03-01), Lan et al.
patent: 6060778 (2000-05-01), Jeong et al.
patent: 6099677 (2000-08-01), Logothetis et al.
patent: 6100804 (2000-08-01), Brady et al.
patent: 6107689 (2000-08-01), Kozono
patent: 6127833 (2000-10-01), Wu et al.
patent: 6160705 (2000-12-01), Stearns et al.
patent: 6172419 (2001-01-01), Kinsman
patent: 6184463 (2001-02-01), Panchou et al.
patent: 6444499 (2002-09-01), Swiss et al.
patent: 2000124576 (2000-04-01), None
patent: 10-2001-0018946 (2001-03-01), None
patent: 10-2002-0018944 (2001-03-01), None
Amkor Technology Inc.
Bever Hoffman & Harms LLP
Flynn Nathan J.
Greene Pershelle
Parsons James E.
LandOfFree
Thin semiconductor package with semiconductor chip and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin semiconductor package with semiconductor chip and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin semiconductor package with semiconductor chip and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3153539