Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Patent
1992-01-24
1993-03-30
James, Andrew J.
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
257383, 257770, 257 57, H01L 2701, H01L 2713, H01L 2978
Patent
active
051986949
ABSTRACT:
Minimum line spacing is reduced and line spacing uniformity is increased in thin film transistors by employing source/drain metallization having a first relatively thin layer of a first conductor and a second relatively thick layer of a second conductor. The second conductor is selected to be one which may be preferentially etched in the presence of the first conductor whereby the first conductor acts as an etch stop for the etchant used to pattern the second conductor portion of the source/drain metallization. This etching is preferably done using dry etching. Dry etching typically provides substantially better control of line width than wet etching. The etching of the second conductor can be done with a dry etch process which etches the photoresist at substantially the same rate as the second conductor whereby the second conductor is provided with a sidewall slope of substantially 45.degree. which improves the quality of passivation provided by subsequent deposition of a conformal passivating layer.
REFERENCES:
patent: 4651185 (1987-03-01), Holmberg et al.
B. Gorowitz, R. J. Saia, E. W. Balch, "Methods of Metal Patterning and Etching for VLSI", General Electric Co., Technical Information Series Mar. 1987; see pp. 22-25, also published in VLSI Electronics Microstructure Science (N. Einspruch, S. Cohen, G. Gildenblat, Eds) vol. 15, chap. 4, p. 159 (1987).
R. J. Saia, B. Gorowitz, "The Reactive Ion Etching of Molybdenum and Bilayer Metallization Systems, Containing Molybdenum", Journal of the Electrochemical Society, vol. 135, pp. 2795-2802 (1988) (See p. 2797 for discussion of one step Mo-Cr etching).
Y. Kwo, J. Crowe, "Slope Control of Molybdenum Lines Etched With Reactive Ion Etching", J. Vac. Sci Technical, pp. 1529-1532 (May/Jun. 1990) (See p. 1529 for discussion of Mo etching).
R. Kwasnick, G. Possin, R. Saia, "Reactive Ion Etched Mo/Cr Source-Drain Metallization For Amorphous Silicon Thin Film Transistors", Materials Res. Soc. Symposium Abstracts Apr. 1991.
Holden David E.
Kwasnick Robert F.
Possin George E.
Saia Richard J.
General Electric Company
Ingraham Donald S.
James Andrew J.
Monin Donald L.
Snyder Marvin
LandOfFree
Thin film transistor structure with improved source/drain contac does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin film transistor structure with improved source/drain contac, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin film transistor structure with improved source/drain contac will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1283146