Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Amorphous semiconductor material
Reexamination Certificate
2007-05-22
2007-05-22
Weiss, Howard (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Amorphous semiconductor material
C349S043000, C257SE31004, C257SE29047
Reexamination Certificate
active
10660779
ABSTRACT:
A black matrix having an opening at pixels of a matrix array in a display area, a common wire including common pads and common signal lines, and gate pads in a peripheral area, and an alignment key in outer area to align interlayer thin films are formed on an insulating substrate. Red, blue and green color filters the edge of which overlap the black matrix are formed at the pixels on the insulating substrate, and an organic insulating layer covering the black matrix and the color filters and having a contact hole exposing the gate pad is formed thereon. A gate wire including a gate line connected to the gate pad through the contact hole and a gate electrode connected to the gate line is formed on the organic insulating layer, and a gate insulating layer covering the gate wire is formed on the organic insulating layer. A semiconductor pattern and ohmic contact layers are sequentially formed on the gate insulating layer of the gate electrode. A data wire including a source electrode and a drain electrode that are made of a same layer on the ohmic contact layers and separated from each other, and a data line connected to the source electrode and defining the pixels of a matrix array by crossing the gate line is formed on the gate insulating layer. A passivation layer covering the data wire and having contact holes exposing the gate pad and the data pad is formed, and a pixel wire including a pixel electrode, a redundant gate pad, a redundant data pad that are respectively connected to the drain electrode, the gate pad and the data pad through the contact holes.
REFERENCES:
patent: 5202572 (1993-04-01), Kobayashi
patent: 5354700 (1994-10-01), Huang et al.
patent: 5818550 (1998-10-01), Kadota et al.
patent: 5847781 (1998-12-01), Ono et al.
patent: 5852488 (1998-12-01), Takemura
patent: 5883682 (1999-03-01), Kim et al.
patent: 5923390 (1999-07-01), Jung Mok et al.
patent: 5926235 (1999-07-01), Han et al.
patent: 5926242 (1999-07-01), Kataoka et al.
patent: 5977563 (1999-11-01), Kubo et al.
patent: 5978058 (1999-11-01), Sung
patent: 5986725 (1999-11-01), Kim et al.
patent: 5995174 (1999-11-01), Ukita
patent: 6057896 (2000-05-01), Rho et al.
patent: 6166785 (2000-12-01), Ha
patent: 6532050 (2003-03-01), Kim et al.
patent: 6548828 (2003-04-01), Nakanishi et al.
patent: 2001/0035919 (2001-11-01), Zhang
patent: 1209883 (1999-03-01), None
patent: 02-010333 (1990-01-01), None
patent: 02028624 (1990-01-01), None
patent: 06-077483 (1994-03-01), None
patent: 08-006005 (1996-12-01), None
patent: 10-288796 (1998-10-01), None
patent: 101996 0018736 (1996-06-01), None
patent: 10-19999-017654 (1999-03-01), None
patent: 10-1999-0049196 (1999-07-01), None
patent: 1019990084316 (1999-12-01), None
patent: 100264888 (2000-06-01), None
Hong Mun-Pyo
Hong Wan-Shick
Kang Jin-Kyu
Kim Sang-Il
Kim Snag-Gab
F. Chau & Associates LLC
Weiss Howard
LandOfFree
Thin film transistor array panel for liquid crystal display does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin film transistor array panel for liquid crystal display, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin film transistor array panel for liquid crystal display will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3793043