Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Field effect device in non-single crystal – or...
Reexamination Certificate
2007-03-13
2007-03-13
Flynn, Nathan J. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Field effect device in non-single crystal, or...
C257S059000, C349S043000
Reexamination Certificate
active
10133340
ABSTRACT:
A gate insulating layer, an amorphous silicon layer, a doped amorphous silicon layer and a Cr layer are sequentially deposited on a substrate on which a gate wire is formed. Next, the Cr layer is patterned to form a data line, a source electrode and a drain electrode. The doped amorphous silicon layer and the amorphous silicon layer are patterned at the same time, and the doped amorphous silicon layer is etched by using the data line, the source electrode and the drain electrode as etch stopper. Subsequently, a passivation layer is deposited and patterned to form a contact hole. An ITO layer is deposited and patterned to form a pixel electrode. According to the present invention, an oxide layer is prevented by performing a sequential deposition of the four layers in a vacuum state. As a result, the on current of the TFT is increased, and HF cleaning is not necessary because no oxide layer is formed. Therefore, the overall TFT manufacturing process is simplified.
REFERENCES:
patent: 5259881 (1993-11-01), Edwards et al.
patent: 5512320 (1996-04-01), Turner et al.
patent: 5528082 (1996-06-01), Ho et al.
patent: 5539551 (1996-07-01), Nomoto et al.
patent: 5614055 (1997-03-01), Fairbairn et al.
patent: 5731856 (1998-03-01), Kim et al.
patent: 5739877 (1998-04-01), Onisawa et al.
patent: 5821133 (1998-10-01), Kawai et al.
patent: 5825437 (1998-10-01), Seo et al.
patent: 5852481 (1998-12-01), Hwang
patent: 5894136 (1999-04-01), Wook
patent: 5903326 (1999-05-01), Lee et al.
patent: 5990986 (1999-11-01), Song et al.
patent: 6013162 (2000-01-01), Kobayashi et al.
patent: 6019796 (2000-02-01), Mei et al.
patent: 6022753 (2000-02-01), Park et al.
patent: 6043511 (2000-03-01), Kim
patent: 6087678 (2000-07-01), Kim
patent: 6207970 (2001-03-01), Kim
patent: 6252247 (2001-06-01), Sakata et al.
patent: 6255130 (2001-07-01), Kim
patent: 6184947 (2002-02-01), Ozaki et al.
patent: 6215541 (2002-04-01), Song et al.
patent: 6466289 (2002-10-01), Lee et al.
patent: 6611311 (2003-08-01), Kretz et al.
patent: 2004/0097020 (2004-05-01), Kim
patent: 2006/0012727 (2006-01-01), Ono et al.
patent: 775931 (1997-05-01), None
patent: 58-190042 (1983-11-01), None
patent: 1-291218 (1989-11-01), None
patent: 7-263700 (1995-10-01), None
patent: 9-236827 (1997-09-01), None
patent: 2000-164886 (2000-06-01), None
Cha Jong-Hwan
Jang Geun-Ha
Yi Dae-Sung
F. Chau & Associates LLC
Flynn Nathan J.
Sefer A.
LandOfFree
Thin film transistor array panel for a liquid crystal display does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin film transistor array panel for a liquid crystal display, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin film transistor array panel for a liquid crystal display will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3726607