Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Amorphous semiconductor material
Reexamination Certificate
2007-12-25
2007-12-25
Ha, Nathan W. (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Amorphous semiconductor material
C257S359000
Reexamination Certificate
active
10481236
ABSTRACT:
The present invention relates to a TFT array panel and a fabricating method thereof. A gate insulating layer and a passivation layer are formed by printing organic insulating material in order to simplify the fabricating process. The inventive TFT panel includes an insulating substrate, and a gate wire formed on the insulating substrate. The gate wire includes a gate line and a gate pad connected to one end of the gate line. A gate insulating layer is formed on the insulating substrate while exposing the gate pad and a portion of the gate line close to the gate pad. A semiconductor pattern is formed on the gate insulating layer. A data wire is formed on the gate insulating layer. The data wire includes a data line, a source electrode connected to the data line, a drain electrode facing the source electrode and a data pad connected to one end of the data line. A passivation layer is formed on the gate insulating layer while exposing the data pad and a portion of the data line close to the data pad.
REFERENCES:
patent: 4345249 (1982-08-01), Togashi
patent: 6287899 (2001-09-01), Park et al.
patent: 6493048 (2002-12-01), Baek et al.
patent: 6524876 (2003-02-01), Baek et al.
patent: 6678018 (2004-01-01), Park et al.
patent: 6696324 (2004-02-01), Hong et al.
patent: 7102160 (2006-09-01), Kwak
patent: 03-102324 (1991-04-01), None
patent: 07-134314 (1995-05-01), None
patent: 08-023101 (1996-01-01), None
patent: 09-101538 (1997-04-01), None
patent: 09-312334 (1997-12-01), None
patent: 1999-0045543 (1999-06-01), None
patent: 2000-150906 (2000-05-01), None
patent: 2001-075126 (2001-03-01), None
patent: 1999-0045543 (1999-06-01), None
patent: 1999-0083412 (1999-11-01), None
patent: 102000001758 (2000-01-01), None
patent: 2001-0037335 (2001-05-01), None
patent: 2001037334 (2001-05-01), None
English Abstract for Publication No. 09-312334.
English Abstract for Publication No. 1999-0045543.
English Abstract for Publication No. 102000001758.
English Abstract for Publication No. 2000-150906.
English Abstract for Publication No.: 03-102324
English Abstract for Publication No.: 07-134314
English Abstract for Publication No.: 08-023101
English Abstract for Publication No.: 09-101538
Byun Jae-Seong
Cha Jong-Hwan
Jung Bae-Hyoun
Lee Kun-Jong
Lim Hyun-Su
F. Chau & Associates LLC
Ha Nathan W.
LandOfFree
Thin film transistor array panel and method for fabricating... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin film transistor array panel and method for fabricating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin film transistor array panel and method for fabricating... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3859094