Liquid crystal cells – elements and systems – Particular structure – Having significant detail of cell structure only
Reexamination Certificate
2007-07-10
2007-07-10
Dudek, James A. (Department: 2871)
Liquid crystal cells, elements and systems
Particular structure
Having significant detail of cell structure only
Reexamination Certificate
active
10523447
ABSTRACT:
A thin film transistor array panel according to the present invention includes a first wire, a second wire, and a pixel electrode. The first wire is formed on an insulating substrate and is used as a gate line or a storage capacitor electrode. The second wire overlaps the first wire via a gate insulating layer and is used as a storage capacitor conductor or a drain electrode. The pixel electrode is formed on a passivation layer covering the second wire and is connected to the second wire through a contact hole of a second insulating layer. In order to secure aperture ratio of the pixel and to block light leakage, distances between the boundaries of the contact hole at the place where alignment treatment or rubbing ends and the boundaries of the first wire or the second wire adjacent thereto and located outside the boundaries of the contact hole are designed to be wider than those between the boundaries of the contact hole at the other places and the boundaries of the first wire or the second wire.
REFERENCES:
patent: 5731854 (1998-03-01), Kishida
patent: 5883682 (1999-03-01), Kim et al.
patent: 5930607 (1999-07-01), Satou
patent: 6038003 (2000-03-01), Kim
patent: 6256077 (2001-07-01), Baek
patent: 6297519 (2001-10-01), Fujikawa et al.
patent: 6330042 (2001-12-01), Kang et al.
patent: 6330044 (2001-12-01), Murade
patent: 6366331 (2002-04-01), Sakamoto et al.
patent: 6373546 (2002-04-01), Kim
patent: 6515719 (2003-02-01), Yamaguchi et al.
patent: 6567150 (2003-05-01), Kim
patent: 8-262219 (1996-10-01), None
PCT International Search Report; International application No. PCT/KR02/01760; International filing date: Sep. 18, 2002; Date of Mailing: Jan. 27, 2003.
PCT International Preliminary Examination Report; International application No. PCT/KR2002/001760; International filing date: Sep. 18, 2002; Date of Completion: Nov. 17, 2004.
Cantor & Colburn LLP
Dudek James A.
LandOfFree
Thin film transistor array panel does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin film transistor array panel, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin film transistor array panel will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3740040