Chemistry: electrical and wave energy – Processes and products
Patent
1985-01-31
1987-11-10
Tufariello, T. M.
Chemistry: electrical and wave energy
Processes and products
204 384, C25D 502
Patent
active
047056061
ABSTRACT:
A method for fabricating thin-film multilayer interconnect signal planes for connecting semiconductor integrated circuits is described. In this method, a first pattern of thin-film metallic interconnect lines is formed on a surface of a substrate. Then a first dielectric layer is formed over the entire surface of the substrate covering the pattern of thin-film metallic interconnect lines. A portion of the dielectric layer is then removed to expose the thin-film metallic interconnect lines so that a series of trenches is formed above each interconnect line. The interconnect lines are then electroplated to form a series of thicker metal interconnect lines such that the thicker metal interconnect lines and the dielectric layer form a substantially planer surface. This process can then be repeated in its entirely to form a plurality of interconnect signal planes. In the preferred embodiment, metallic vias are provided between each layer of metallic interconnect lines for electrical connection purposes.
REFERENCES:
patent: 4134125 (1979-01-01), Adams et al.
patent: 4210885 (1980-07-01), Ho
patent: 4254445 (1981-03-01), Ho
patent: 4349862 (1982-09-01), Bajorek et al.
patent: 4430690 (1984-02-01), Chance et al.
Davidson, "Electrical Design of a High Speed Computer Packaging System", IEEE Transactions on Components, Hybrids, and Manufacturing Tech., CHMT-6, #3, (1983), 272-282.
Moriya et al, "A Planar Metallization Process . . . ", International Electron Devices Meeting 1983 IEEE, (1983), 550-552.
Lewis, "High-Density High-Impedance Hybrid Circuits . . . ", IEEE Transactions on Components, Hybrids, and Mfg. Tech., CHMT-2, #4, (1979), 441-450.
Moriya et al., "High-Density Multilayer Interconnection with Photo-Sensitive . . . ", 1984 Proceedings of the 34th Elec. Components Conf., (1984), 82-87.
Cech Jay
Li Kin
Young Peter L.
Gould Inc.
Sachs E. E.
Tufariello T. M.
LandOfFree
Thin-film electrical connections for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin-film electrical connections for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin-film electrical connections for integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1066446