Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – Groove
Reexamination Certificate
1997-03-31
2001-04-24
Williams, Alexander O. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Physical configuration of semiconductor
Groove
C257S401000, C257S399000, C257S408000, C257S009000, C257S327000
Reexamination Certificate
active
06222254
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates generally to the field of semiconductor devices and, more particularly, to dissipating heat generated by the operation of such devices.
2. Description of Related Art
One goal of complementary metal oxide semiconductors (CMOS) in very large scale integration (VLSI) and ultra large scale integration (ULSI) is to increase chip density and operation speed. However, with increased chip density and operation speed, CMOS power consumption is also increased dramatically. It is expected that the power consumption of a high performance microprocessor will increase from several watts currently to approximately several hundred watts in the near future. The heat generated from this power consumption will raise chip temperature dramatically and degrade circuit performance and reliability. Therefore, reducing chip operation temperature is of great importance for current as well as future VLSI and ULSI technology.
To date, reduction of chip temperature is accomplished in two ways: 1) Lowering the power consumption, and 2) improving heat dissipation to the ambient environment. The first method is the preferred approach. A lowering of the power consumption is usually accomplished by scaling down the power supply voltage. The power consumption of integrated circuit chips has decreased from 5.0 volts several years ago to today's approximately 1.5 volts. However, lowering of the power supply voltage may impact negatively on the performance of the device. Because of the non-scaleability of the build-in voltage of a silicon junction, there is little room for further reduction of the power supply voltage below 1.0 volts if traditional technology is used. Thus, for high performance VLSI and ULSI circuits, further lowering of the power supply voltage may not be the most effective approach.
As indicated previously, the second approach to the reduction of chip temperature is through improved heat dissipation to the ambient environment. The heat dissipates mainly through the silicon substrate into a metal heat sink inside the package and through a metal interconnect system. This approach typically employs a heat sink/ground plan in physical contact with the silicon substrate. Some modern technologies, however, have eliminated the heat sink/ground plan in physical contact with the silicon substrate. One example is flip-chip technology wherein the chip is inverted so that the interconnect system lies on the underside of the chip rather than on the exposed top surface. These technologies encapsulate the silicon chip inside a package with epoxy material thus eliminating the contact between the silicon substrate and a heat sink. Instead, the metal interconnect system becomes the dominant heat dissipation path.
Heat dissipation through the interconnect system may be improved by increasing the total physical contact area to a heat source. A large effective physical contact area will reduce the thermal resistivity proportionally. In a typical chip design, the primary effective thermal contact to the transistor is provided by the diffusion or source/drain contact. The total source and drain physical contact area is, however, limited to a small percentage of the total chip size because other structures, such as an active channel, isolation, metal interconnect, and separation space, consume a much larger area of a given chip. Thus, the current design of the thermal contact area to the transistor (i.e., the area available to effectively dissipate heat generated by the transistor) is insufficient to dissipate the heat generated by the power consumption anticipated for future CMOS technology.
SUMMARY OF THE INVENTION
A method of forming a trench filled with a thermally conducting material in a semiconductor substrate is disclosed. In one embodiment, the method includes filling a portion of the trench with a thermally conducting material and patterning a contact to the thermally conducting material. A semiconductor device is also disclosed. In one embodiment, the semiconductor device has a trench defining a cell region, wherein a portion of the trench includes a thermally conducting material, and a contact to the thermally conducting material. A semiconductor device and a method of forming a semiconductor device with an interlayer dielectric that is a thermally conducting material is further disclosed.
Additional features and benefits of the invention will become apparent from the detailed description, figures, and claims set forth below.
REFERENCES:
patent: 4646118 (1987-02-01), Takemae
patent: 4751558 (1988-06-01), Kenney
patent: 4763181 (1988-08-01), Tasch, Jr.
patent: 4811067 (1989-03-01), Fitzgerald et al.
patent: 4894696 (1990-01-01), Takeda et al.
patent: 5001525 (1991-03-01), Kenney
patent: 5026658 (1991-06-01), Fuse et al.
patent: 5071782 (1991-12-01), Mori
patent: 5187566 (1993-02-01), Yoshikawa et al.
patent: 5250458 (1993-10-01), Tsukamoto et al.
patent: 5309008 (1994-05-01), Watanabe
patent: 5313094 (1994-05-01), Beyer et al.
patent: 5369049 (1994-11-01), Acocella et al.
patent: 5384474 (1995-01-01), Park et al.
patent: 5386131 (1995-01-01), Sato
patent: 5387534 (1995-02-01), Prall
patent: 5410503 (1995-04-01), Anzai
patent: 5424569 (1995-06-01), Prall
patent: 5432365 (1995-07-01), Chin et al.
patent: 5508541 (1996-04-01), Hieda et al.
patent: 5508542 (1996-04-01), Geiss et al.
patent: 5512767 (1996-04-01), Noble, Jr.
patent: 5521115 (1996-05-01), Bork et al.
patent: 5559048 (1996-09-01), Inoue
patent: 5594682 (1997-01-01), Lu et al.
patent: 5612562 (1997-03-01), Baliga
patent: 5650639 (1997-07-01), Schrantz et al.
patent: 5662768 (1997-09-01), Rostoker
patent: 5672889 (1997-09-01), Brown
patent: 5675176 (1997-10-01), Ushiku et al.
patent: 5683939 (1997-11-01), Schrantz et al.
patent: 5701022 (1997-12-01), Kellner et al.
patent: 5731609 (1998-03-01), Hamomoto et al.
patent: 5736760 (1998-04-01), Hieda et al.
patent: 5739567 (1998-04-01), Wong
patent: 5767578 (1998-06-01), Chong et al.
patent: 5798545 (1998-08-01), Iwasa et al.
patent: 5801423 (1998-09-01), Manning
patent: 5909039 (1999-06-01), Bakewski et al.
patent: 5945707 (1999-08-01), Bronner et al.
patent: 5969395 (1999-10-01), Lee
patent: 5970339 (1999-10-01), Choi
Doyle Brian S.
Liang Chunlin
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Williams Alexander O.
LandOfFree
Thermal conducting trench in a semiconductor structure and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thermal conducting trench in a semiconductor structure and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thermal conducting trench in a semiconductor structure and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2482991