Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Field effect device in non-single crystal – or...
Patent
1997-07-03
1999-02-16
Wojciechowicz, Edward
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Field effect device in non-single crystal, or...
257 59, 257 72, H01L 29786
Patent
active
058723706
ABSTRACT:
A thin film transistor (TFT) for a liquid crystal display (LCD) and method of making same is disclosed, the TFT having a source and drain electrode where at least one of the source and drain includes first and second conductive layers offset from one another by a distance .DELTA.L so that the resulting TFT channel length L.sub.T is equal to L.sub.T =L.sub.1,2 -.DELTA.L where L.sub.1,2 is either a channel length defined in the first conductive layer or a channel length defined in the second conductive layer. The TFT manufacturing process includes the steps of: a) providing a conductive gate layer and patterning same to form a gate electrode; b) depositing a substantially transparent conductive layer (e.g. ITO) and patterning same to form a pixel electrode; c) depositing and patterning a semiconductor layer (e.g. a-Si); a doped semiconductor contact layer; and a first source-drain conductive layer so as to form a TFT island or area; d) using a single photoresist to etch a channel in the first source-drain layer and a via in a gate insulating layer so as to expose the pixel electrode; and e) depositing and patterning a second source-drain layer over the via and the etched first source-drain layer so as to form a TFT with reduced channel length L.sub.T wherein the second source-drain layer contacts the pixel electrode through the via. At least one of, and preferably both, the source and drain electrodes include a portion of the first and second source-drain layers contacting but offset laterally from one another.
REFERENCES:
patent: 4618873 (1986-10-01), Sasano et al.
patent: 4723838 (1988-02-01), Aoki et al.
patent: 4862234 (1989-08-01), Koden
patent: 4949141 (1990-08-01), Busta
patent: 5045485 (1991-09-01), Tanaka et al.
patent: 5047819 (1991-09-01), Tanaka et al.
patent: 5051800 (1991-09-01), Shoji et al.
patent: 5055899 (1991-10-01), Wakai et al.
patent: 5071779 (1991-12-01), Tanaka et al.
patent: 5075674 (1991-12-01), Katayama et al.
patent: 5137841 (1992-08-01), Takeda et al.
patent: 5153754 (1992-10-01), Whetten
patent: 5156986 (1992-10-01), Wei et al.
patent: 5162931 (1992-11-01), Holmberg
patent: 5270567 (1993-12-01), Mori et al.
patent: 5294811 (1994-03-01), Aoyama et al.
patent: 5355002 (1994-10-01), Wu
patent: 5367392 (1994-11-01), Janai
patent: 5414283 (1995-05-01), den Boer et al.
patent: 5532180 (1996-07-01), den Boek et al.
patent: 5539219 (1996-07-01), den Boek et al.
patent: 5650358 (1997-07-01), Gu et al.
patent: 5656824 (1997-08-01), den Boek et al.
Boer Willem den
Gu Tieer
OIS Optical Imaging Systems, Inc.
Rhoa Joseph A.
Wojciechowicz Edward
LandOfFree
TFT with reduced channel length and parasitic capacitance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with TFT with reduced channel length and parasitic capacitance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and TFT with reduced channel length and parasitic capacitance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2064604