Computer graphics processing and selective visual display system – Computer graphic processing system – Plural graphics processors
Reexamination Certificate
2006-11-14
2006-11-14
Chauhan, Ulka J. (Department: 2676)
Computer graphics processing and selective visual display system
Computer graphic processing system
Plural graphics processors
C345S531000, C345S537000, C345S552000, C345S559000, C345S568000
Reexamination Certificate
active
07136068
ABSTRACT:
A method and apparatus which includes a graphics accelerator, circuitry responsive to pixel texture coordinates to select texels and generate therefrom a texture value for any pixel the color of which is to be modified by a texture, and a cache for texels for use by the circuitry to generate texture value for any pixel.
REFERENCES:
patent: 4370710 (1983-01-01), Kroft
patent: 4586038 (1986-04-01), Sims et al.
patent: 4615013 (1986-09-01), Yan et al.
patent: 4727365 (1988-02-01), Bunker et al.
patent: 4821212 (1989-04-01), Heartz
patent: 4905164 (1990-02-01), Chandler et al.
patent: 4924414 (1990-05-01), Ueda
patent: 4935879 (1990-06-01), Ueda
patent: 4945495 (1990-07-01), Ueda
patent: 4945500 (1990-07-01), Deering
patent: 5029225 (1991-07-01), Ueda
patent: 5097427 (1992-03-01), Lathrop et al.
patent: 5157388 (1992-10-01), Kohn
patent: 5179638 (1993-01-01), Dawson et al.
patent: 5185856 (1993-02-01), Alcorn et al.
patent: 5222205 (1993-06-01), Larson et al.
patent: 5224208 (1993-06-01), Miller, Jr. et al.
patent: 5255360 (1993-10-01), Peaslee et al.
patent: 5301287 (1994-04-01), Herrell et al.
patent: 5392393 (1995-02-01), Deering
patent: 5493643 (1996-02-01), Soderberg et al.
patent: 5517611 (1996-05-01), Deering
patent: 5519823 (1996-05-01), Barkans
patent: 5526511 (1996-06-01), Swenson et al.
patent: 5548709 (1996-08-01), Hannah et al.
patent: 5598517 (1997-01-01), Watkins
patent: 5696892 (1997-12-01), Redmann et al.
patent: 5706481 (1998-01-01), Hannah et al.
patent: 5758182 (1998-05-01), Rosenthal et al.
patent: 5760783 (1998-06-01), Migdal et al.
patent: 5761720 (1998-06-01), Krishnamurthy et al.
patent: 5790130 (1998-08-01), Gannett
patent: 5831640 (1998-11-01), Wang et al.
patent: 5842015 (1998-11-01), Cunniff et al.
patent: 5844576 (1998-12-01), Wilde et al.
patent: 5852443 (1998-12-01), Kenworthy
patent: 5864512 (1999-01-01), Buckelew et al.
patent: 5864876 (1999-01-01), Rossum et al.
patent: 5867166 (1999-02-01), Myhrvold et al.
patent: 5886701 (1999-03-01), Chauvin et al.
patent: 5926187 (1999-07-01), Kim
patent: 5945997 (1999-08-01), Zhao et al.
patent: 5949429 (1999-09-01), Bonneau et al.
patent: 5987567 (1999-11-01), Rivard et al.
patent: 5990902 (1999-11-01), Park
patent: 5990913 (1999-11-01), Harriman et al.
patent: 6002410 (1999-12-01), Battle
patent: 6003106 (1999-12-01), Fields, Jr. et al.
patent: 6011565 (2000-01-01), Kuo et al.
patent: 6067090 (2000-05-01), Sreenivas et al.
patent: 6085292 (2000-07-01), McCormack et al.
patent: 6097402 (2000-08-01), Case et al.
patent: 6173378 (2001-01-01), Rozario et al.
patent: 6204863 (2001-03-01), Wilde
patent: 6215507 (2001-04-01), Nally et al.
patent: 6252608 (2001-06-01), Snyder et al.
patent: 6253262 (2001-06-01), Rozario et al.
patent: 6259460 (2001-07-01), Gossett et al.
patent: 6278645 (2001-08-01), Buckelew et al.
patent: 6333743 (2001-12-01), Gossett et al.
patent: 0 319 165 (1989-06-01), None
patent: 0 447 222 (1991-09-01), None
patent: 0 454 129 (1991-10-01), None
patent: 63-80375 (1988-04-01), None
patent: 1-114990 (1989-05-01), None
patent: 5-298456 (1993-11-01), None
patent: 5-307610 (1993-11-01), None
patent: 6-36039 (1994-02-01), None
patent: WO 90/00774 (1990-01-01), None
Igehy, H., Eldridge, M., Proudfoot, K., “Prefetching in a Texture Cache Architecture”, Proceedings of the 1998 EUROGRAPHICS/SIGGRAPH Workshop on Graphics Hardware, 1998, pp. 133-142.
Alan Norton et al.; “Clamping: A Method of Antialiasing Textured Surfaces by Bandwidth Limiting in Object Space,”Computer Graphics, vol. 16, No. 3 (Jul., 1982), pp. 1-8.
Nobuyuki Yagi et al.; “A Programmable Video Signal Multi-Processor for HDTV Signals,”IEEE, (1993), pp. 1754-1757.
Graham J. Dunnett et al.; “The Image Chip for High Performance 3D Rendering,”IEEE, (Nov., 1992) pp. 41-52.
James E. Dudgeon, et al; “Algorithms for Graphics Texture Mapping,”IEEE, (1991), pp. 613-617.
Akira Yamazaki et al.; “A Concurrent Operating CDRAM for Low Cost Multi-Media,”1993 Symposium on VLSI Circuits—Digest of Technical Papers, (May 19-21, 1993), Kyoto, Japan, pp. 61-62.
Dave Bursky; “Combination DRAM-SRAM Removes Secondary Caches,”Electronic Design, (Jan. 23, 1992), pp. 39-40, 42-43.
John Poulton et al.; “Breaking the Frame-Buffer Bottleneck with Logic Enhanced Memories,”IEEE Computer Graphics&Applications, (Nov., 1992), pp. 65-74.
David A. Patterson et al.; “Computer Architecture a Quantitative Approach,” ©1990 Morgan Kaufmann Publishers, Inc. [ISBN 1-55860-069-8], pp. 425-432.
Stephen A. Ward et al.; “Computation Structures,” (Second Printing), ©1990 MIT Press ISBN 0-262-23139-5), pp. 476-478.
Loring Wirrel; “Intel's i860 Takes High-End Graphics Lead,”Electronic Engineering Times(Mar. 26, 1990) pp. 134, 136.
M. Agate et al.; “A Multiple Application Graphics Integrated Circuit—MAGIC,”Eurographics '86, (©Eurographics Association 1986), pp. 67-77.
Michael Deering et al.; “The Triangle Processor and Normal Vector Shader: A VLSI System for High Performance Graphics,”Computer Graphics, vol. 22, No. 4, (Aug., 1988), pp. 21-30.
Paul Winser et al.; “Architectures for Mass Market 3D Displays,”Eurographics '88, (©Eurographics Association), pp. 273-283.
David Kirk et al.; “The Rendering Architecture of the DN10000VS,”Computer Graphics, vol. 24, No. 4 (Aug. 1990), pp. 299-307.
Forrest Norrod et al.; “An Advanced VSLI Chip Set for Very-High-Speed Graphics Rendering,”Conference Proceedings—NCGA '91 Conference&Exposition, (Apr. 22-25, 1991, Chicago), pp. 1-10.
A.M. Kovalev et al.; “Computer Systems for Image Analysis and Synthesis—Increasing the Quality of Texture Mapping onto Planar Surfaces,”Optoelectronics, Instrumentation and Data Processing, No. 3, 1991, pp. 3-10.
Adrian Sfarti et al.; “Method for Filling Shaded, Textured z-Buffered Polygons,” 13 pages. (undated).
Intel Computers, “i860™ 64-Bit Microprocessor Simulator and Debugger Reference Manual,” Version 3, Jan. 1990, 167 pages.
Larry J. Thayer; “Advanced Workstation-Graphics Hardware Features,”Conference Proceedings—NCGA 1990, (pp. 309-315).
Williams, T., “80860 May Force Rethinking of Graphics Systems Architectures,” Computer Design, May 1, 1989
1860 64-Bit Microprocessor, Preliminary Data Sheet, Oct. 1989.
1860 Microprocessor Family, Programmer's Reference Manual 1991, Intel Corporation.
1860 Microprocessor Hardware Reference Manual 1990, Intel Corporation.
Kirk David
Priem Curtis
Solanki Gopal
Chauhan Ulka J.
NVIDIA Corporation
LandOfFree
Texture cache for a computer graphics accelerator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Texture cache for a computer graphics accelerator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Texture cache for a computer graphics accelerator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3683997