Testing method for assuring AC performance of high performance r

Excavating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

324 73R, G06F 1100, G01R 3128

Patent

active

044779020

ABSTRACT:
A testing technique is disclosed for assuring AC performance of high speed random logic, employing a low speed tester. AC testing on a low speed tester is split into multiple phases. During the first phase, a slack time delta is introduced, which is the time difference between the product cycle time required by the application and the tester cycle time used in the product test. The product is tested with this timing using conventionally generated test patterns. The effect of the slack is then resolved in the subsequent phases of the test. The product is tested again with the same type test patterns as in the first phase, but with redefined strobe times at the staging latches in the circuit. The slack delta is transferred to paths between the consecutive staging latches and the resultant signals arrive and get sampled by the low speed tester as if there were no slack. The principle of the invention can be applied to any logic circuit to be tested, which has two or more staging latches or to logic circuits which have a plurality of N combinatorial logic blocks each separated by respective staging latches from the others.

REFERENCES:
patent: 3107329 (1960-08-01), McSkimin
patent: 3333187 (1964-03-01), Whitfield
patent: 3675127 (1972-07-01), McKiernan
patent: 3725785 (1973-04-01), Barrot et al.
patent: 3761695 (1973-09-01), Eichelberger
patent: 3783254 (1974-01-01), Eichelberger
patent: 3896378 (1975-07-01), Bedford
patent: 4063080 (1977-12-01), Eichelberger et al.
patent: 4074851 (1978-02-01), Eichelberger et al.
patent: 4097801 (1978-06-01), Freeman et al.
patent: 4285059 (1981-08-01), Burlage et al.
patent: 4293919 (1981-10-01), Dasgupta et al.
patent: 4298980 (1981-11-01), Hajdu et al.
C. F. Megivern, Digital Delay Technique, IBM Technical Disclosure Bulletin, vol. 21, No. 7, Dec. 1978, pp. 2794-2795.
R. C. Mitchell, Testing Multispeed LSI Chips, IBM Technical Disclosure Bulletin, vol. 20, No. 5, Oct. 1977, pp. 1801-1802.
S. Das Gupta et al., LSI Design, Testing and Interfacing, 1978 IEEE Intl. Solid-State Circuits Conf., Feb. 15-17, 1978, pp. 216, 17.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Testing method for assuring AC performance of high performance r does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Testing method for assuring AC performance of high performance r, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testing method for assuring AC performance of high performance r will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1948590

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.