Testing integrated circuit designs on a computer simulation usin

Details Testing integrated circuit designs on a computer simulation usin Testing integrated circuit designs on a computer simulation usin

1994-01-03

1996-11-12

Voeltz, Emanuel T.

Excavating

371 27, 371 223, 364578, 364579, G06F 11263

Patent

active

055748538

ABSTRACT:
A method to test an integrated circuit design on a computer simulation loads a desired simulation test vector in parallel into a scan chain (30). The simulation loads the desired vector at a slight offset or upstream shift allowing several serial shifts of the loaded vector through the scan chain (32). After the serial shifts, the initial IC state is set for executing an IC function (34). The IC function includes applying an input on the external pins and receiving an output from the external pins, given the initial IC state loaded by the simulation. After executing the IC function, the simulation unloads the resulting IC state in parallel (36) and compares the resulting IC state to a target vector (38).

REFERENCES:
patent: 4602210 (1986-07-01), Fasang et al.
patent: 4855670 (1989-08-01), Green
patent: 4937770 (1990-06-01), Samuels et al.
patent: 5146460 (1992-09-01), Ackerman et al.
patent: 5254942 (1993-10-01), D'Souza et al.
patent: 5428622 (1995-06-01), Kuban et al.
patent: 5471481 (1995-11-01), Okumoto et al.
patent: 5483518 (1996-01-01), Whetsel
patent: 5485473 (1996-01-01), Diebold et al.

Affiliated with

Also associated with

Rating

Testing integrated circuit designs on a computer simulation usin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Testing integrated circuit designs on a computer simulation usin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testing integrated circuit designs on a computer simulation usin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-570638