Testing electronic devices

Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C324S758010, C324S765010, C324S1540PB

Reexamination Certificate

active

06392427

ABSTRACT:

BACKGROUND
The invention relates to testing electronic devices such as integrated circuit devices.
Various tests may be performed on electronic devices such as integrated circuit (IC) devices, including functional tests, burn-in tests, and other tests. Conventionally, several techniques are available to test IC devices. For example, one type of testing involves testing singulated, packaged units (units that have been separated from other units during assembly). Multiple singulated, packaged units (e.g., eight, sixteen or more) may be mounted on a test structure and tested in parallel. IC devices that have been tested in this manner include such high density memory products as dynamic random access memories (DRAMs), static random access memories (SRAMs), electrically erasable and programmable read-only memories (EEPROMs), and flash memories. However, such test techniques typically employ relatively expensive handlers and the number of units that can be tested in parallel may be rather limited. Further, mounting singulated, packaged units into a test system may employ a relatively large amount of space since individual sockets are provided for each unit.
A test technique that allows a greater extent of parallel testing involves mounting singulated, packaged units onto load boards that have individual sockets to receive the singulated units. Each load board may contain a relatively large number of units, and several load boards may be mounted in a temperature chambers for testing. However, such load boards conventionally employ relatively expensive loading and unloading equipment, and test equipment used with the load boards may require a relatively large amount of space. Further, a tester for handling load boards having hundreds or even thousands of units may tend to be rather expensive.
Another test technique includes testing encapsulated, but not singulated, devices that are still attached to the mold strip. These devices are tested by contacting mechanical probes to the leads of units that are attached to the strip. Because of the use of contact probes, however, a large number of devices are not tested at the same time. Such a technique is typically convenient for products such as transistors or diodes that have short test times, that do not require complicated test patterns such as those used with more complex IC devices (e.g., DRAMs, EEPROMs, and so forth), and that do not need to be tested in a temperature chamber for testing at different temperatures.
A need thus exists for an improved test method and apparatus for electronic devices including IC devices.
SUMMARY
In general, according to one embodiment, a test apparatus includes a lead frame portion on which are attached a plurality of electronic device units each having one or more pins. The lead frame portion may be mounted in a socket having conductors electrically coupled to corresponding pins of the electronic device units.
Other features and embodiments will become apparent from the following description and from the claims.


REFERENCES:
patent: 3824462 (1974-07-01), Vinsani
patent: 4045735 (1977-08-01), Worcester et al.
patent: 4145620 (1979-03-01), Dice
patent: 4488354 (1984-12-01), Chan et al.
patent: 4514786 (1985-04-01), Charruau
patent: 4900948 (1990-02-01), Hamilton
patent: 5075962 (1991-12-01), Gibson
patent: 5175491 (1992-12-01), Ewers
patent: 5180974 (1993-01-01), Mitchell et al.
patent: 5221812 (1993-06-01), Long
patent: 5247248 (1993-09-01), Fukunaga
patent: 5304738 (1994-04-01), Long
patent: 5479105 (1995-12-01), Kim et al.
patent: 5495179 (1996-02-01), Wood et al.
patent: 5578934 (1996-11-01), Wood et al.
patent: 5644247 (1997-07-01), Hyun et al.
patent: 5650732 (1997-07-01), Sakai
patent: 5652523 (1997-07-01), Noguchi
patent: 5696033 (1997-12-01), Kinsman
patent: 5789803 (1998-08-01), Kinsman
patent: 5825195 (1998-10-01), Hembree et al.
patent: 197 18 870 (1997-11-01), None
patent: 2189947 (1987-11-01), None
KES Systems, “GEN-1” pp. 1-5, publicly available at least as early as Oct. 26, 1998.
Amkor Technology, “New Parallel Strip Test Handling Process,” p. 1, publicly available at least as early as Oct. 26, 1998.
Amkor Electronics, Diagram of Die and Lead Frame, p. 1, dated Apr. 1995.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Testing electronic devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Testing electronic devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testing electronic devices will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2885710

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.