Electrical connectors – Including handle or distinct manipulating means – Randomly manipulated implement
Reexamination Certificate
2006-06-30
2010-06-01
Abrams, Neil (Department: 2839)
Electrical connectors
Including handle or distinct manipulating means
Randomly manipulated implement
C324S073100
Reexamination Certificate
active
07727004
ABSTRACT:
An apparatus and associated method for analyzing a communications link between two components on a common PCB. The communications link has a pair of through-board conductors connected by a first conductive etching on one side of the PCB. The communications link further has second etchings on an opposite side of the PCB respectively connecting each of the through-board conductors to one of the components. The first conductive etching can operably be open-circuited and connectors of an analyzer can be fitted to the through-board conductors to test the communications link between the components.
REFERENCES:
patent: 3975680 (1976-08-01), Webb
patent: 4998240 (1991-03-01), Williams
patent: 5189663 (1993-02-01), Williams
patent: 5239448 (1993-08-01), Perkins et al.
patent: 5357051 (1994-10-01), Hwang
patent: 5379189 (1995-01-01), Merriman
patent: 5646368 (1997-07-01), Muyshondt et al.
patent: 5717556 (1998-02-01), Yanagida
patent: 5726541 (1998-03-01), Glenn et al.
patent: 6012148 (2000-01-01), Laberge et al.
patent: 6154370 (2000-11-01), Degani et al.
patent: 6266789 (2001-07-01), Bucher et al.
patent: 6393587 (2002-05-01), Bucher et al.
patent: 6456502 (2002-09-01), Miller et al.
patent: 6493656 (2002-12-01), Houston et al.
patent: 6521843 (2003-02-01), Kohya
patent: 6540527 (2003-04-01), Tamarkin
patent: 6717485 (2004-04-01), Kolb et al.
patent: 6819287 (2004-11-01), Sullivan et al.
patent: 6937480 (2005-08-01), Iguchi et al.
patent: 6981181 (2005-12-01), Dun et al.
patent: 7020801 (2006-03-01), Dun et al.
patent: 7025628 (2006-04-01), LaMeres et al.
patent: 7185427 (2007-03-01), Willard et al.
patent: 7294007 (2007-11-01), Lawlyes et al.
patent: 7435912 (2008-10-01), Alexander et al.
patent: 2002/0174293 (2002-11-01), Fox et al.
patent: 2003/0105607 (2003-06-01), Jones et al.
patent: 2004/0250191 (2004-12-01), Leaming
patent: 2005/0097403 (2005-05-01), Chen
patent: 2005/0102592 (2005-05-01), Jones et al.
patent: 2005/0111650 (2005-05-01), Baratz et al.
patent: 2005/0149800 (2005-07-01), Jones et al.
patent: 2006/0010349 (2006-01-01), Dun et al.
patent: 2006/0053344 (2006-03-01), Dun et al.
Pagano Bill A.
Spengler David Louis
Abrams Neil
Fellers , Snider, et al.
Seagate Technology LLC
LandOfFree
Testing a high speed serial bus within a printed circuit board does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Testing a high speed serial bus within a printed circuit board, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testing a high speed serial bus within a printed circuit board will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4184605