Tester for verification of pulse widths in a digital system

Details Tester for verification of pulse widths in a digital system Tester for verification of pulse widths in a digital system

1987-04-06

1989-05-23

Karlsen, Ernest F.

Electricity: measuring and testing

Plural, automatically sequential tests

371 1, G01R 3128

Patent

active

048333972

ABSTRACT:
A tester-verifier apparatus operates to select a single one of a plurality of system clocks to verify that the clock width falls between accepted parameters. Secondarily, the apparatus selects representative clock signals for comparison with a reference clock to verify that the skew falls within accepted parameters. Additionally the apparatus can measure the exact time value of any pulse width or skew relationship to within 500 picoseconds (10.sup.-12). Any selected system clock signal is split into two channels, one of which has a controlled delay time programmed by a microprocessor to develop minimum and maximum pulse parameters against which the selected clock signal is logically compared to see if the parameters are satisfied.

REFERENCES:
patent: 4542505 (1985-09-01), Binoeder et al.
patent: 4574354 (1986-03-01), Mihalik et al.
patent: 4577318 (1986-03-01), Whitacre et al.
patent: 4620302 (1986-10-01), Binoeder et al.
patent: 4628253 (1986-12-01), Yu et al.

Affiliated with

Also associated with

Rating

Tester for verification of pulse widths in a digital system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tester for verification of pulse widths in a digital system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tester for verification of pulse widths in a digital system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1732730