Testability architecture and techniques for programmable interco

Details Testability architecture and techniques for programmable interco Testability architecture and techniques for programmable interco

1992-05-26

1994-11-15

Nguyen, Vinh

Electricity: measuring and testing

Measuring, testing, or sensing electricity, per se

Frequency of cyclic current or voltage

324 731, 371 222, G01R 3102

Patent

active

053651650

ABSTRACT:
An integrated circuit having a plurality of input/output modules, each of which has input/output modules including an input module section having an input node connected to a unique input/output pin on the integrated circuit and an output node communicating with a unique first internal node in the integrated circuit, and an output module section having an input node communicating with a unique second internal node in the integrated circuit and an output node communicating with the unique input/output pin. Each input/output module is programmable by a user such that its function may be defined as an input module, an output module, or a bi-directional module. The integrated circuit further has two states, a first unprogrammed state where none of the functions of the input/output modules have been defined, and a second, programmed state in which the functions of the input/output modules have been defined by either enabling or disabling the output section of the input/output module. Circuitry for testing the input module section of one of the input/output modules in the unprogrammed state comprises means for temporarily disabling the output section of a unique one of the input/output modules, means for temporarily connecting the output node of the input module section to a test node on said integrated circuit, and means for communicating the state of the test node to a test input/output pin on the integrated circuit.

REFERENCES:
patent: 4207556 (1980-06-01), Sugiyama et al.
patent: 4357703 (1982-11-01), Van Brunt
patent: 4380811 (1983-04-01), Gotze et al.
patent: 4399372 (1983-08-01), Tanimoto et al.
patent: 4433331 (1984-02-01), Kollaritsch
patent: 4435805 (1984-03-01), Hseieh et al.
patent: 4455495 (1984-06-01), Masuhara et al.
patent: 4503387 (1985-03-01), Rutledge et al.
patent: 4543594 (1985-09-01), Mohsen et al.
patent: 4577190 (1986-03-01), Law
patent: 4609986 (1986-09-01), Hartman et al.
patent: 4613970 (1986-09-01), Masuda et al.
patent: 4642487 (1987-02-01), Carter
patent: 4670749 (1987-06-01), Freeman
patent: 4672610 (1987-06-01), Salick
patent: 4691161 (1987-09-01), Kant et al.
patent: 4691161 (1987-09-01), Kant et al.
patent: 4692691 (1987-09-01), Sueta
patent: 4701921 (1987-10-01), Powell et al.
patent: 4701922 (1987-10-01), Kuboki et al.
patent: 4703484 (1987-10-01), Rolfe et al.
patent: 4749947 (1988-06-01), Gheewala
patent: 4752729 (1988-06-01), Jackson et al.
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4764926 (1988-08-01), Knight et al.
patent: 4768196 (1988-08-01), Jou et al.
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4864165 (1989-09-01), Hoberman et al.
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4878209 (1989-10-01), Bassett et al.
patent: 4912677 (1990-03-01), Itano et al.
patent: 4912709 (1990-03-01), Teske et al.
patent: 5012185 (1991-04-01), Ohfuji
patent: 5068604 (1991-11-01), Van de Lagemaat
patent: 5083083 (1992-01-01), El-Ayat et al.
patent: 5208530 (1993-05-01), El-Ayat et al.
IBM Technical Disclosure Bulletin, "Merged And/Or Array PLA Using Double Polysilicon FET Process", by Greenspan et al., Nov. 1980, vol. 23, No. 6, pp. 2189-2191.
IBM Technical Disclosure Bulletin, "Programmable Logic Array With Increased Personalization Density", by Conrad et al., Dec. 1976, vol. 19, No. 7.
IBM Technical Disclosure Bulletin, "PLA With Segmented Lines For Faster Signal Propagation", by Askin et al., Dec. 1981, vol. 24, No. 7B, p. 3898.
IBM Technical Disclosure Bulletin, "Program Logic Array With Metal Level Personalization," by Balasubramanian, et al., Nov. 1976, vol. 19, No. 6.

Affiliated with

Also associated with

Rating

Testability architecture and techniques for programmable interco does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Testability architecture and techniques for programmable interco, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testability architecture and techniques for programmable interco will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1100118