Pulse or digital communications – Synchronizers – Network synchronizing more than two stations
Reexamination Certificate
2007-06-01
2010-10-19
Tran, Khanh C (Department: 2611)
Pulse or digital communications
Synchronizers
Network synchronizing more than two stations
C327S158000
Reexamination Certificate
active
07817761
ABSTRACT:
An integrated circuit includes a variable delay circuit configured to generate at least one delayed clock signal based on a first clock signal and a first control signal. The integrated circuit includes a control circuit configured to generate a count value based on a second input signal and a second control signal. The first clock signal is a first version of the at least one delayed clock signal. At least one of the second input signal and the second control signal is a second version of the at least one delayed clock signal and the count value is indicative of a frequency characteristic of the at least one delayed clock signal. The integrated circuit is configured to monotonically vary the first control signal over a range of values and the count value is determined for individual values of the control signal.
REFERENCES:
patent: 5285122 (1994-02-01), Honda et al.
patent: 5465065 (1995-11-01), Stevens
patent: 5652530 (1997-07-01), Ashuri
patent: 5923715 (1999-07-01), Ono
patent: 6337590 (2002-01-01), Millar
patent: 6496048 (2002-12-01), Sikkink
patent: 6633190 (2003-10-01), Alvandpour et al.
patent: 6670835 (2003-12-01), Yoo
patent: 6959062 (2005-10-01), Stubbs
patent: 7109767 (2006-09-01), Amick et al.
patent: 7126429 (2006-10-01), Mitric
patent: 7271634 (2007-09-01), Daga et al.
patent: 2003/0002607 (2003-01-01), Mooney et al.
patent: 2003/0152181 (2003-08-01), Stengel et al.
patent: 2003/0199262 (2003-10-01), Chung
patent: 2003/0226053 (2003-12-01), Khieu et al.
patent: 2004/0046589 (2004-03-01), Gauthier et al.
patent: 2004/0125905 (2004-07-01), Vlasenko et al.
patent: 2004/0202266 (2004-10-01), Gregorius et al.
patent: 2007/0230646 (2007-10-01), Talbot et al.
patent: 2008/0056426 (2008-03-01), Si et al.
patent: 2008/0295603 (2008-12-01), Shin et al.
patent: 1601130 (2005-11-01), None
Garlepp, Bruno W., et al., “A Portable Digital DLL for High-Speed CMOS Interface Circuits,” IEEE Journal of Solid-State Circuits, vol. 34, No. 5, May 1999, pp. 632-644.
Maneatis, John G., “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques,” IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1723-1732.
Sidiropoulos, Stafanos and Horowitz, Mark A., “A Semidigital Dual Delay-Locked Loop,” IEEE Journal of Solid-State Circuits, vol. 32, No. 11, Nov. 1997, pp. 1683-1692.
Ng, Hiok-Tiaq, et al., “A Second-Order Semidigital Clock Recovery Circuit Based on Injection Locking,” IEEE Journal of Solid-State Circuits, IEEE Service Center, Piscataway, NJ, US, vol. 38, No. 12, Dec. 2003, pp. 2101-2110.
Rambus “Phase Interpolator Based CDR,” 6 pages, retrieved Apr. 13, 2006 from URL: http://www.rambus.com/products/innovationslicensing/innovations/interp—cdr.aspx.
Chiang Meei-Ling
Elvey Dwight K.
Fang Emerson S.
Maheshwari Sanjeev
Advanced Micro Devices , Inc.
Tran Khanh C
Zagorin O'Brien Graham LLP
LandOfFree
Test techniques for a delay-locked loop receiver interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test techniques for a delay-locked loop receiver interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test techniques for a delay-locked loop receiver interface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4206295