Test signal output circuit in LSI

Excavating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

371 226, G01R 3128

Patent

active

054652570

ABSTRACT:
An object of the present invention is to reduce the number of external connection terminals of an LSI that are required for performing testing in an operating state. The test signal output circuit of the present invention comprises one or more test signal output terminals, one or more test mode signal input terminals, a decoder for interpreting signals from the test mode signal input terminals, and one or more selectors for selecting internal signals in response to the output of the decoder and outputting the selected signals from the respective test signal output terminal.

REFERENCES:
patent: 5077740 (1991-12-01), Kanuma
Structured Computer Organization Third Edition by Andrew S. Tanenbaum .COPYRGT.1990 by Prentice-Hall Inc. pp. 162-178.
Daniel P. Siewiorek et al. "Computer Structures: Principles and Examples" McGraw Hill, New York, 1982 pp. 588, 635-637.
Intel Corporation, i860.TM. 64-Bit Microprocessor, Oct. 1989.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Test signal output circuit in LSI does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Test signal output circuit in LSI, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test signal output circuit in LSI will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-201266

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.