Test pin for a printed circuit board

Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

06288562

ABSTRACT:

BACKGROUND OF THE INVENTION
This invention relates to the testing of printed circuit boards and, more particularly, to a test pin for providing test probe access to a multi-layer printed circuit board.
With advances in the miniaturization of surface mount printed circuit components, it is becoming more difficult to connect test probes to printed circuit assemblies. Traditionally, test connections were made to an integrated circuit package by using a spring loaded clip device that fit over the integrated circuit package and made contact with its mounting legs which provide connections to the integrated circuit within the package. With the advent of ball grid array integrated circuit packages and other small parts that have their interconnection underneath their package bodies, this is no longer possible. Accordingly, a need exists for providing test probe access for such a circuit package.
Modern printed circuit boards are typically a laminate of multiple layers each having circuit traces thereon. Small plated through-holes, called vias, are used to interconnect the printed wiring traces from one layer of the board to another. These vis are also used for manufacturing test purposes and typically have a ten mil finished inside hole diameter, which is usually filled with solder during the manufacturing process. It would be desirable to be able to utilize the vias for obtaining test probe access.
SUMMARY OF THE INVENTION
According to the present invention, there is provided a conductive test pin for use with a multi-layer printed circuit board having a plated via interconnecting circuit traces on two layers of the board. The test pin comprises a first straight part adapted to extend through the via in contact with the via plating and a second part formed into a loop for engagement by a test probe clip. The loop is dimensioned larger than the via so that the loop remains outside the via.
A method according to the present invention provides test probe access to a plated via in a multi-layer printed circuit board. The method comprises the steps of providing a conductive test pin having a first straight part and a second part formed into a loop, applying heat to the via, adding solder to the via, inserting the test pin straight part into the via, and removing heat from the via.


REFERENCES:
patent: Re. 36442 (1999-12-01), Kardos
patent: 4806856 (1989-02-01), Hvezda et al.
patent: 5833479 (1998-11-01), Talbot

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Test pin for a printed circuit board does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Test pin for a printed circuit board, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test pin for a printed circuit board will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2542916

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.