Boots – shoes – and leggings
Patent
1992-03-13
1994-08-23
Harvey, Jack B.
Boots, shoes, and leggings
371 23, 371 27, G01R 3128
Patent
active
053413156
ABSTRACT:
A test pattern generation device for producing test pattern signals for testing a preselected digital circuit includes a dominant pattern signal generator and a subservient pattern signal generator. When a first dominant pattern signal (0,0,0,0,0) is generated, five subservient pattern signals (1,0,0,0,0), (0,1,0,0,0), (0,0,1,0,0), (0,0,0,1,0) and (0,0,0,0,1) are generated, each being unit Hamming distance from the dominant pattern signal. The subservient pattern signals are sequentially applied to a simulator carrying a hypothetical digital circuit for producing a controllability cost CCO.sub.f and a continuous cyclic logic value CV.sub.f at a preselected line G.sub.f in the digital circuit for each subservient pattern signal. A cost generator produces an evaluation cost CT.sub.f by the use of the controllability cost CCO.sub.f and the continuous cyclic logic value CV.sub.f for each subservient pattern signal. A selector selects from the set of subservient pattern signals a subservient pattern signal that produced a minimum evaluation cost CT.sub.f, test pattern memory stores the selected subservient pattern signal as one test pattern and assigns the selected subservient pattern signal as a next dominant pattern signal in a next cycle operation.
REFERENCES:
patent: 3961250 (1976-06-01), Snether
patent: 4672307 (1987-06-01), Breuer et al.
"An Engineering Approach To Digital Design", William I. Fletcher, Prentice-Hall Inc 1980, pp. 2-8.
"A Simulation-Based Method for Generating Tests for Sequential Circuits", Cheng et al., IEEE Transactions on Computers, vol. 39 No. 12, Dec. 1990, pp. 1456-1463.
"Smart and Fast: Test Gen. for ULSI Scandesign Circuits" by M. Abromovici et al. pp. 43-54 (Aug., 1986).
"A Sey. Circuit . . . Simulation" by K. T. Cheng et al., pp. 24-29 (1988 IEEE).
"A Backtrackless Test Generation Method for Combinational Circuits", Ikeda et al., Oct. 25, 1989, pp. 83-87, English Abstract Only.
"Method for Preparing a Logic Function Table of a Flip-Flop", Matsushita Electrical Industries Co. Ltd., Niwa et al., Mar. 25, 1991, pp. 1-2 with English Translation.
Kayashima Kazuhiro
Niwa Hisao
Harvey Jack B.
Matsushita Electric - Industrial Co., Ltd.
Sjamber Eric W.
LandOfFree
Test pattern generation device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test pattern generation device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test pattern generation device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-507600