Excavating
Patent
1996-06-19
1998-11-03
Beausoliel, Jr., Robert W.
Excavating
G06F 1100
Patent
active
058319905
ABSTRACT:
A dynamic logic circuit having additional test circuitry and control, enabling the dynamic logic gate to operate normally during testing or alternatively to force the dynamic logic gate output to a known state during testing to provide a known input for downstream logic. With the additional test circuitry, there is no need for input test signal sequences to propagate logical test vectors to tested nodes. The dynamic logic circuit includes a storage node that is precharged during a precharge cycle and logic circuitry that may discharge the storage node during an evaluation cycle, depending on logic inputs. The logic circuitry discharges through a clock transistor. Additional test circuitry is added to discharge the storage node during the evaluation cycle, in response to a test control signal and a test state signal. When the dynamic logic gate is operating normally during testing, the test circuitry is disabled. When the gate output is to forced into a known state, the clock transistor is disabled, disabling the logic circuitry, and the test circuitry discharges the storage node, depending on the test state signal.
REFERENCES:
patent: 5440243 (1995-08-01), Lyon
patent: 5467026 (1995-11-01), Arnold
patent: 5473269 (1995-12-01), Dickinson
patent: 5550487 (1996-08-01), Lyon
patent: 5557620 (1996-09-01), Miller, Jr. et al.
Mason Russell W.
Queen William J.
Beausoliel, Jr. Robert W.
Hewlett--Packard Company
Iqbal Nadeem
Winfield Augustus W.
LandOfFree
Test-mode control for dynamic logic gates does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test-mode control for dynamic logic gates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test-mode control for dynamic logic gates will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-698224