Test mode circuitry for a programmable tamper detection circuit

Communications: electrical – Continuously variable indicating – With meter reading

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C340S870010, C340S870090, C340S010100, C340S010200, C340S010300, C340S010400, C340S010500, C340S010600, C340S539310, C340S590000, C340S506000, C340S507000, C365S189120, C365S189020, C365S231000

Reexamination Certificate

active

07978095

ABSTRACT:
An integrated circuit includes an output pad, an alarm output pad, and a test mode output pad. A first multi-bit register is programmable to store programmable data such as data that identifies a customer for whom the integrated circuit has been manufactured. A second multi-bit register is programmable to store customer specified threshold data. A first circuit selectively couples the first and second multi-bit registers to the output pad. The first circuit is operable responsive to the integrated circuit being placed into a test mode to perform parallel-to-serial conversion of either the customer identification data stored in the first multi-bit register or the customer specified threshold data stored in the second multi-bit register and drive the converted data for output through the output pad. The integrated circuit further includes a tamper detection circuit operable responsive to the customer specified threshold data to generate a tamper alarm signal. A second circuit selectively couples the tamper alarm signal to the alarm output pad and test mode output pad depending on whether the integrated circuit is in a test mode. More specifically, the second circuit operates to drive the alarm output pad with the tamper alarm signal when the integrated circuit is not in test mode and drive the test mode output pad with the tamper alarm signal when the integrated circuit is in test mode (with the alarm output pad driven to a known state).

REFERENCES:
patent: 4034366 (1977-07-01), Memishian, Jr.
patent: 4468652 (1984-08-01), Wang et al.
patent: 4743886 (1988-05-01), Steiner et al.
patent: 4833450 (1989-05-01), Buccola et al.
patent: 4897630 (1990-01-01), Nykerk
patent: 5185717 (1993-02-01), Mori
patent: 5239664 (1993-08-01), Verrier et al.
patent: 5394019 (1995-02-01), Audy
patent: 5394078 (1995-02-01), Brokaw et al.
patent: 5535168 (1996-07-01), Yepez et al.
patent: 5854635 (1998-12-01), Wakamatsu et al.
patent: 5898368 (1999-04-01), Handley et al.
patent: 6217213 (2001-04-01), Curry et al.
patent: 6288638 (2001-09-01), Tanguay et al.
patent: 6489831 (2002-12-01), Matranga et al.
patent: 6593850 (2003-07-01), Addy
patent: 6750683 (2004-06-01), McClure et al.
patent: 7042380 (2006-05-01), Iacob et al.
patent: 7290190 (2007-10-01), Obara
patent: 2002/0021590 (2002-02-01), Lammers et al.
patent: 2003/0118079 (2003-06-01), Marinet et al.
patent: 2005/0182961 (2005-08-01), Timmermans et al.
patent: 2006/0136858 (2006-06-01), Erickson et al.
patent: 2007/0115122 (2007-05-01), McClure et al.
patent: 2007/0241768 (2007-10-01), Erickson et al.
patent: 2008/0061817 (2008-03-01), Erickson et al.
patent: 1081477 (2001-03-01), None
European Search Report and Opinion for EP 06255930 dated Mar. 5, 2007.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Test mode circuitry for a programmable tamper detection circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Test mode circuitry for a programmable tamper detection circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test mode circuitry for a programmable tamper detection circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2666133

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.