Test method for random defects in electronic microstructures

Details Test method for random defects in electronic microstructures Test method for random defects in electronic microstructures

1988-01-29

1989-08-08

Hearn, Brian E.

Fishing, trapping, and vermin destroying

324158R, H01L 2166

Patent

active

048552534

ABSTRACT:
A method for testing layering processes of integrated circuit construction for random defects. A test structure is employed having a plurality of micro-patterns covering a wafer, the patterns being fabricated in accord with a unit process of an integrated circuit manufacturing operation. The patterns are fabricated either with a lower conductive level covered by an insulative layer and an upper conductive level, all having pads which may be probed at the upper level, or a single conductive layer. By repeating tests in various unit processes, random defects can be isolated to individual unit processes. Nine patterns are disclosed which form a universal test set.

REFERENCES:
patent: 3808527 (1974-04-01), Thomas
patent: 3810301 (1974-05-01), Cook
patent: 3983479 (1976-09-01), Lee et al.
patent: 4144493 (1979-03-01), Lee et al.
patent: 4347479 (1982-08-01), Cullet
patent: 4386459 (1983-06-01), Boulin
patent: 4465973 (1984-08-01), Countryman, Jr.
patent: 4475811 (1984-10-01), Brunner
patent: 4538105 (1985-08-01), Ausschnitt
Mandia et al. "Formation of Kerf Metallurgy on Integrated Semiconductor Circuit Wafers" IBM TDB vol. 14, No. 9, Feb. 1972, pp. 2620-2621.
Alcorn et al., "Kerf Test Structure Design for Process and Device Characterization", Solid State Technology, May 85, pp. 229-235.
W. Lukaszek, W. Yarbrough, T. Walker, J. Meindl, "CMOS Test Chip Design for Process Problem Debugging and Yield Prediction Experiments", Center for Integrated Systems, Stanford University, Stanford, Calif.

Affiliated with

Also associated with

Rating

Test method for random defects in electronic microstructures does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Test method for random defects in electronic microstructures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test method for random defects in electronic microstructures will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-905404