Excavating
Patent
1983-12-29
1986-07-15
Fleming, Michael R.
Excavating
371 25, G06F 1104
Patent
active
046010327
ABSTRACT:
In a system for generating tests for digital circuits, a fault simulator (16) simulates a fault-free version of the circuit and all expected faulty versions of it concurrently, basing its operation on information contained in a data base (12) that contains information about the structure and possible defects of the circuits to be tested. A waveform system (14) carries high-level information regarding the general structure of the test waveform that ultimately is to be derived, such as clock signals, timing constraints, and other restrictions that the designer of the circuit under test has placed on the signals to be applied to it. At each point in this outline waveform at which the system needs to insert input signals, a test generator (18) is called by the waveform system (14) to derive a test vector based on information concerning the layout of the circuit, its possible defects, and its current state, the current state having been communicated to the data base (12) by the fault simulator (16), which determines the states that result from application of a waveform received from the waveform system (14). Even for non-scan-type circuits under test, the test generator derives only one test vector at a time, without searching through sequences of test vectors to find which sequences of test vectors might cause propagation of faults to the output ports of the circuit under test. It nonetheless efficiently derives test waveforms because it chooses among the fault effects of all faulty versions of the circuit concurrently for those effects that are likely candidates for propagation.
REFERENCES:
patent: 4204633 (1980-05-01), Goel
patent: 4410987 (1983-10-01), Ptosinski et al.
patent: 4433412 (1984-02-01), Best et al.
patent: 4433413 (1984-02-01), Fasang
patent: 4435806 (1984-03-01), Segers et al.
patent: 4503537 (1985-03-01), McAnney
patent: 4510572 (1985-04-01), Reece
patent: 4519078 (1985-05-01), Komonytsky
Cirrus Computers Ltd.
Fleming Michael R.
LandOfFree
Test-generation system for digital circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test-generation system for digital circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test-generation system for digital circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1744309